From a0f2903358e589f6849c9d3e116572537cdc1231 Mon Sep 17 00:00:00 2001 From: 18650180552 Date: Mon, 30 Dec 2019 21:05:12 +0800 Subject: [PATCH] =?UTF-8?q?=E6=B7=BB=E5=8A=A0=E8=88=B5=E6=9C=BA=E9=A9=B1?= =?UTF-8?q?=E5=8A=A8?= MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit --- cmos/gc0307/stm32/JLinkLog.txt | 1346 +++--------- cmos/gc0307/stm32/Listings/gc0307.map | 857 ++++---- cmos/gc0307/stm32/Objects/gc0307.axf | Bin 283160 -> 259724 bytes cmos/gc0307/stm32/Objects/gc0307.lnp | 5 +- cmos/gc0307/stm32/gc0307.uvoptx | 120 +- cmos/gc0307/stm32/gc0307.uvprojx | 5 + cmos/gc0307/stm32/sccb.c | 169 ++ cmos/gc0307/stm32/sccb_gpio.h | 14 + cmos/gc0307/stm32/src/main.c | 30 +- .../Target_1_STM32F103RB_1.0.0.dbgconf | 97 + steper/stm32/EventRecorderStub.scvd | 9 + steper/stm32/JLinkLog.txt | 552 +++++ steper/stm32/Listings/MG955.map | 851 ++++++++ steper/stm32/MG955.uvoptx | 240 +++ steper/stm32/MG955.uvprojx | 484 +++++ steper/stm32/Objects/MG955.axf | Bin 0 -> 272508 bytes steper/stm32/Objects/MG955.lnp | 12 + .../stm32/RTE/Device/STM32F103RB/RTE_Device.h | 1811 +++++++++++++++++ .../Device/STM32F103RB/startup_stm32f10x_md.s | 307 +++ .../RTE/Device/STM32F103RB/stm32f10x_conf.h | 124 ++ .../RTE/Device/STM32F103RB/system_stm32f10x.c | 1094 ++++++++++ steper/stm32/RTE/_Target_1/RTE_Components.h | 29 + steper/stm32/main.c | 259 +++ steper/stm32/readme.txt | 121 ++ steper/stm32/stm32f10x_conf.h | 77 + steper/stm32/stm32f10x_it.c | 157 ++ steper/stm32/stm32f10x_it.h | 45 + 27 files changed, 7283 insertions(+), 1532 deletions(-) create mode 100644 cmos/gc0307/stm32/sccb.c create mode 100644 cmos/gc0307/stm32/sccb_gpio.h create mode 100644 steper/stm32/DebugConfig/Target_1_STM32F103RB_1.0.0.dbgconf create mode 100644 steper/stm32/EventRecorderStub.scvd create mode 100644 steper/stm32/JLinkLog.txt create mode 100644 steper/stm32/Listings/MG955.map create mode 100644 steper/stm32/MG955.uvoptx create mode 100644 steper/stm32/MG955.uvprojx create mode 100644 steper/stm32/Objects/MG955.axf create mode 100644 steper/stm32/Objects/MG955.lnp create mode 100644 steper/stm32/RTE/Device/STM32F103RB/RTE_Device.h create mode 100644 steper/stm32/RTE/Device/STM32F103RB/startup_stm32f10x_md.s create mode 100644 steper/stm32/RTE/Device/STM32F103RB/stm32f10x_conf.h create mode 100644 steper/stm32/RTE/Device/STM32F103RB/system_stm32f10x.c create mode 100644 steper/stm32/RTE/_Target_1/RTE_Components.h create mode 100644 steper/stm32/main.c create mode 100644 steper/stm32/readme.txt create mode 100644 steper/stm32/stm32f10x_conf.h create mode 100644 steper/stm32/stm32f10x_it.c create mode 100644 steper/stm32/stm32f10x_it.h diff --git a/cmos/gc0307/stm32/JLinkLog.txt b/cmos/gc0307/stm32/JLinkLog.txt index 17d2ced..e6cb244 100644 --- a/cmos/gc0307/stm32/JLinkLog.txt +++ b/cmos/gc0307/stm32/JLinkLog.txt @@ -1,1048 +1,306 @@ -T2244 7827:153 SEGGER J-Link V4.90 Log File (0001ms, 47849ms total) -T2244 7827:153 DLL Compiled: Jul 28 2014 10:35:20 (0001ms, 47849ms total) -T2244 7827:153 Logging started @ 2019-12-04 23:46 (0001ms, 47849ms total) -T2244 7827:154 JLINK_SetWarnOutHandler(...) (0000ms, 47849ms total) -T2244 7827:154 JLINK_OpenEx(...) +T2DCC 98178:882 SEGGER J-Link V4.90 Log File (0000ms, 39505ms total) +T2DCC 98178:882 DLL Compiled: Jul 28 2014 10:35:20 (0000ms, 39505ms total) +T2DCC 98178:882 Logging started @ 2019-12-07 23:03 (0000ms, 39505ms total) +T2DCC 98178:882 JLINK_SetWarnOutHandler(...) (0000ms, 39505ms total) +T2DCC 98178:882 JLINK_OpenEx(...) Firmware: J-Link ARM V8 compiled Jan 31 2018 18:34:52 Hardware: V8.00 S/N: 20080643 -Feature(s): RDI,FlashDL,FlashBP,JFlash,GDBFull returns O.K. (0264ms, 48113ms total) -T2244 7827:418 JLINK_GetEmuCaps() returns 0xB9FF7BBF (0000ms, 48113ms total) -T2244 7827:419 JLINK_TIF_GetAvailable(...) (0000ms, 48113ms total) -T2244 7827:419 JLINK_SetErrorOutHandler(...) (0000ms, 48113ms total) -T2244 7827:420 JLINK_ExecCommand("ProjectFile = "D:\project\HardwareDriver\cmos\gc0307\stm32\JLinkSettings.ini"", ...) returns 0x00 (0000ms, 48113ms total) -T2244 7827:420 JLINK_ExecCommand("Device = STM32F103RB", ...)Device "STM32F103RB" selected (128 KB flash, 20 KB RAM). returns 0x00 (0001ms, 48114ms total) -T2244 7827:421 JLINK_ExecCommand("DisableConnectionTimeout", ...) returns 0x01 (0000ms, 48114ms total) -T2244 7827:421 JLINK_GetHardwareVersion() returns 0x13880 (0000ms, 48114ms total) -T2244 7827:421 JLINK_GetDLLVersion() returns 49000 (0000ms, 48114ms total) -T2244 7827:421 JLINK_GetFirmwareString(...) (0000ms, 48114ms total) -T2244 7827:422 JLINK_GetDLLVersion() returns 49000 (0000ms, 48114ms total) -T2244 7827:422 JLINK_GetCompileDateTime() (0000ms, 48114ms total) -T2244 7827:422 JLINK_GetFirmwareString(...) (0000ms, 48114ms total) -T2244 7827:422 JLINK_GetHardwareVersion() returns 0x13880 (0000ms, 48114ms total) -T2244 7827:423 JLINK_TIF_Select(JLINKARM_TIF_JTAG) returns 0x00 (0002ms, 48116ms total) -T2244 7827:425 JLINK_SetSpeed(5000) (0000ms, 48116ms total) -T2244 7827:425 JLINK_GetIdData(...) >0x2F8 JTAG>TotalIRLen = 9, IRPrint = 0x0011 >0x30 JTAG> >0x210 JTAG> >0x40 JTAG> >0x40 JTAG> >0x40 JTAG> >0x30 JTAG> >0x40 JTAG> >0x40 JTAG> >0x40 JTAG> >0x40 JTAG> >0x40 JTAG> >0x40 JTAG> >0x40 JTAG> >0x40 JTAG> >0x2F8 JTAG>TotalIRLen = 9, IRPrint = 0x0011 >0x30 JTAG> >0x210 JTAG> >0x70 JTAG> >0x40 JTAG> >0x40 JTAG> >0x40 JTAG> >0x50 JTAG> >0x80 JTAG> >0x40 JTAG> >0x30 JTAG> >0x40 JTAG> >0x40 JTAG> >0x30 JTAG> >0x40 JTAG> >0x50 JTAG> +Feature(s): RDI,FlashDL,FlashBP,JFlash,GDBFull returns O.K. (0273ms, 39778ms total) +T2DCC 98179:155 JLINK_GetEmuCaps() returns 0xB9FF7BBF (0001ms, 39779ms total) +T2DCC 98179:156 JLINK_TIF_GetAvailable(...) (0001ms, 39780ms total) +T2DCC 98179:157 JLINK_SetErrorOutHandler(...) (0000ms, 39780ms total) +T2DCC 98179:157 JLINK_ExecCommand("ProjectFile = "D:\project\HardwareDriver\cmos\gc0307\stm32\JLinkSettings.ini"", ...) returns 0x00 (0001ms, 39781ms total) +T2DCC 98179:158 JLINK_ExecCommand("Device = STM32F103RB", ...)Device "STM32F103RB" selected (128 KB flash, 20 KB RAM). returns 0x00 (0001ms, 39782ms total) +T2DCC 98179:159 JLINK_ExecCommand("DisableConnectionTimeout", ...) returns 0x01 (0000ms, 39782ms total) +T2DCC 98179:159 JLINK_GetHardwareVersion() returns 0x13880 (0000ms, 39782ms total) +T2DCC 98179:159 JLINK_GetDLLVersion() returns 49000 (0000ms, 39782ms total) +T2DCC 98179:159 JLINK_GetFirmwareString(...) (0000ms, 39782ms total) +T2DCC 98179:160 JLINK_GetDLLVersion() returns 49000 (0000ms, 39782ms total) +T2DCC 98179:160 JLINK_GetCompileDateTime() (0000ms, 39782ms total) +T2DCC 98179:161 JLINK_GetFirmwareString(...) (0000ms, 39782ms total) +T2DCC 98179:161 JLINK_GetHardwareVersion() returns 0x13880 (0000ms, 39782ms total) +T2DCC 98179:162 JLINK_TIF_Select(JLINKARM_TIF_JTAG) returns 0x00 (0003ms, 39785ms total) +T2DCC 98179:165 JLINK_SetSpeed(5000) (0000ms, 39785ms total) +T2DCC 98179:165 JLINK_GetIdData(...) >0x2F8 JTAG>TotalIRLen = 9, IRPrint = 0x0011 >0x30 JTAG> >0x210 JTAG> >0x40 JTAG> >0x40 JTAG> >0x40 JTAG> >0x30 JTAG> >0x40 JTAG> >0x40 JTAG> >0x40 JTAG> >0x40 JTAG> >0x40 JTAG> >0x40 JTAG> >0x40 JTAG> >0x40 JTAG> >0x2F8 JTAG>TotalIRLen = 9, IRPrint = 0x0011 >0x30 JTAG> >0x210 JTAG> >0x70 JTAG> >0x40 JTAG> >0x40 JTAG> >0x40 JTAG> >0x50 JTAG> >0x80 JTAG> >0x40 JTAG> >0x30 JTAG> >0x40 JTAG> >0x40 JTAG> >0x30 JTAG> >0x40 JTAG> >0x50 JTAG> Found Cortex-M3 r1p1, Little endian. -- CPU_WriteMem(4 bytes @ 0xE0002000) -- CPU_ReadMem(4 bytes @ 0xE000EDF0) -- CPU_ReadMem(4 bytes @ 0xE0002000)FPUnit: 6 code (BP) slots and 2 literal slots -- CPU_ReadMem(4 bytes @ 0xE000EDFC) -- CPU_ReadMem(4 bytes @ 0xE0001000) -- CPU_WriteMem(4 bytes @ 0xE0001000) -- CPU_ReadMem(4 bytes @ 0xE00FF010)TPIU fitted. -- CPU_ReadMem(4 bytes @ 0xE00FF014) -- CPU_ReadMem(4 bytes @ 0xE00FF018) ScanLen=9 NumDevices=2 aId[0]=0x3BA00477 aIrRead[0]=0 aScanLen[0]=0 - aScanRead[0]=0 (0029ms, 48145ms total) -T2244 7827:454 JLINK_JTAG_GetDeviceID(DeviceIndex = 0) returns 0x3BA00477 (0000ms, 48145ms total) -T2244 7827:454 JLINK_JTAG_GetDeviceInfo(DeviceIndex = 0) returns 0x00 (0001ms, 48146ms total) -T2244 7827:455 JLINK_JTAG_GetDeviceID(DeviceIndex = 1) returns 0x16410041 (0000ms, 48146ms total) -T2244 7827:455 JLINK_JTAG_GetDeviceInfo(DeviceIndex = 1) returns 0x00 (0000ms, 48146ms total) -T2244 7827:455 JLINK_GetDLLVersion() returns 49000 (0000ms, 48146ms total) -T2244 7827:455 JLINK_CORE_GetFound() returns 0x30000FF (0000ms, 48146ms total) -T2244 7827:456 JLINK_GetDebugInfo(0x100) -- Value=0xE00FF003 returns 0x00 (0000ms, 48146ms total) -T2244 7827:456 JLINK_GetDebugInfo(0x101) returns 0xFFFFFFFF (0000ms, 48146ms total) -T2244 7827:456 JLINK_ReadMemEx(0xE0041FF0, 0x0010 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(16 bytes @ 0xE0041FF0) - Data: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 returns 0x10 (0001ms, 48147ms total) -T2244 7827:457 JLINK_GetDebugInfo(0x102) returns 0xFFFFFFFF (0000ms, 48147ms total) -T2244 7827:457 JLINK_GetDebugInfo(0x103) returns 0xFFFFFFFF (0000ms, 48147ms total) -T2244 7827:457 JLINK_ReadMemEx(0xE0040FF0, 0x0010 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(16 bytes @ 0xE0040FF0) - Data: 0D 00 00 00 90 00 00 00 05 00 00 00 B1 00 00 00 returns 0x10 (0001ms, 48148ms total) -T2244 7827:458 JLINK_GetDebugInfo(0x104) returns 0xFFFFFFFF (0000ms, 48148ms total) -T2244 7827:458 JLINK_GetDebugInfo(0x105) returns 0xFFFFFFFF (0000ms, 48148ms total) -T2244 7827:458 JLINK_GetDebugInfo(0x106) returns 0xFFFFFFFF (0000ms, 48148ms total) -T2244 7827:458 JLINK_GetDebugInfo(0x107) returns 0xFFFFFFFF (0000ms, 48148ms total) -T2244 7827:458 JLINK_GetDebugInfo(0x10C) returns 0xFFFFFFFF (0000ms, 48148ms total) -T2244 7827:458 JLINK_GetDebugInfo(0x01) returns 0xFFFFFFFF (0001ms, 48149ms total) -T2244 7827:459 JLINK_GetDeviceFamily() returns 3 (0000ms, 48149ms total) -T2244 7827:459 JLINK_ReadMemU32(0xE000ED00, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE000ED00) - Data: 31 C2 1F 41 returns 0x01 (0000ms, 48149ms total) -T2244 7827:459 JLINK_GetDebugInfo(0x10F) returns 0xFFFFFFFF (0001ms, 48150ms total) -T2244 7827:460 JLINK_SetResetType(JLINKARM_RESET_TYPE_NORMAL) returns JLINKARM_RESET_TYPE_NORMAL (0000ms, 48150ms total) -T2244 7827:460 JLINK_Reset() -- CPU is running -- CPU_WriteMem(4 bytes @ 0xE000EDF0) -- CPU is running -- CPU_WriteMem(4 bytes @ 0xE000EDFC) -- CPU is running -- CPU_WriteMem(4 bytes @ 0xE000ED0C) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE000EDF0) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE000EDF0) -- CPU is running -- CPU_WriteMem(4 bytes @ 0xE000EDF0) -- CPU is running -- CPU_WriteMem(4 bytes @ 0xE000EDFC) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE000EDF0) >0x80 JTAG> >0x40 JTAG> >0x30 JTAG> - >0x40 JTAG> >0x50 JTAG> >0x40 JTAG> -- CPU_WriteMem(4 bytes @ 0xE000EDFC) -- CPU_WriteMem(4 bytes @ 0xE0001028) -- CPU_WriteMem(4 bytes @ 0xE0001038) -- CPU_WriteMem(4 bytes @ 0xE0001048) -- CPU_WriteMem(4 bytes @ 0xE0001058) -- CPU_WriteMem(4 bytes @ 0xE0002000) -- CPU_ReadMem(4 bytes @ 0xE000EDFC) -- CPU_ReadMem(4 bytes @ 0xE0001000) (0027ms, 48177ms total) -T2244 7827:487 JLINK_ReadReg(R15 (PC)) returns 0x08000188 (0000ms, 48177ms total) -T2244 7827:487 JLINK_ReadReg(XPSR) returns 0x01000000 (0000ms, 48177ms total) -T2244 7827:487 JLINK_Halt() returns 0x00 (0000ms, 48177ms total) -T2244 7827:487 JLINK_ReadMemU32(0xE000EDF0, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE000EDF0) - Data: 03 00 03 00 returns 0x01 (0000ms, 48177ms total) -T2244 7827:487 JLINK_WriteU32(0xE000EDF0, 0xA05F0003) -- CPU_WriteMem(4 bytes @ 0xE000EDF0) returns 0x00 (0001ms, 48178ms total) -T2244 7827:488 JLINK_WriteU32(0xE000EDFC, 0x01000000) -- CPU_WriteMem(4 bytes @ 0xE000EDFC) returns 0x00 (0000ms, 48178ms total) -T2244 7827:488 JLINK_GetHWStatus(...) returns 0x00 (0001ms, 48179ms total) -T2244 7827:489 JLINK_GetNumBPUnits(Type = 0xFFFFFF00) returns 0x06 (0000ms, 48179ms total) -T2244 7827:489 JLINK_GetNumBPUnits(Type = 0xF0) returns 0x2000 (0000ms, 48179ms total) -T2244 7827:489 JLINK_GetNumWPUnits() returns 0x04 (0000ms, 48179ms total) -T2244 7827:489 JLINK_GetSpeed() returns 0x12C0 (0000ms, 48179ms total) -T2244 7827:489 JLINK_ReadMemU32(0xE000E004, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE000E004) - Data: 01 00 00 00 returns 0x01 (0001ms, 48180ms total) -T2244 7827:490 JLINK_ReadMemU32(0xE000E004, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE000E004) - Data: 01 00 00 00 returns 0x01 (0000ms, 48180ms total) -T2244 7827:490 JLINK_WriteMemEx(0xE0001000, 0x001C Bytes, ..., AccessWidth = 33554436) - Data: 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ... -- CPU_WriteMem(28 bytes @ 0xE0001000) returns 0x1C (0001ms, 48181ms total) -T2244 7827:491 JLINK_ReadReg(R15 (PC)) returns 0x08000188 (0000ms, 48181ms total) -T2244 7827:491 JLINK_ReadReg(XPSR) returns 0x01000000 (0000ms, 48181ms total) -T2244 7827:497 JLINK_ReadMemEx(0xE0001004, 0x0004 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0xE0001004, NumBytes: 4, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0xE0001004, NumBytes: 4, Alignment: 2 (Halfword-aligned) -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 00 00 00 00 returns 0x04 (0000ms, 48181ms total) -T2244 7827:592 JLINK_SetResetType(JLINKARM_RESET_TYPE_NORMAL) returns JLINKARM_RESET_TYPE_NORMAL (0000ms, 48181ms total) -T2244 7827:592 JLINK_Reset() -- CPU_WriteMem(4 bytes @ 0xE000EDF0) -- CPU_WriteMem(4 bytes @ 0xE000EDFC) -- CPU_WriteMem(4 bytes @ 0xE000ED0C) -- CPU_ReadMem(4 bytes @ 0xE000EDF0) -- CPU_ReadMem(4 bytes @ 0xE000EDF0) -- CPU_WriteMem(4 bytes @ 0xE000EDF0) -- CPU_WriteMem(4 bytes @ 0xE000EDFC) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE000EDF0) >0x80 JTAG> >0x40 JTAG> >0x30 JTAG> >0x40 JTAG> >0x50 JTAG> >0x40 JTAG> -- CPU_WriteMem(4 bytes @ 0xE000EDFC) -- CPU_WriteMem(4 bytes @ 0xE0001028) - -- CPU_WriteMem(4 bytes @ 0xE0001038) -- CPU_WriteMem(4 bytes @ 0xE0001048) -- CPU_WriteMem(4 bytes @ 0xE0001058) -- CPU_WriteMem(4 bytes @ 0xE0002000) -- CPU_ReadMem(4 bytes @ 0xE000EDFC) -- CPU_ReadMem(4 bytes @ 0xE0001000) (0028ms, 48209ms total) -T2244 7827:620 JLINK_ReadReg(R15 (PC)) returns 0x08000188 (0000ms, 48209ms total) -T2244 7827:620 JLINK_ReadReg(XPSR) returns 0x01000000 (0000ms, 48209ms total) -T2244 7827:620 JLINK_ReadMemEx(0x08000188, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x08000188, NumBytes: 60, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x08000188, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- CPU_ReadMem(128 bytes @ 0x08000180) -- Updating C cache (128 bytes @ 0x08000180) -- Read from C cache (60 bytes @ 0x08000188) - Data: 09 48 80 47 09 48 00 47 FE E7 FE E7 FE E7 FE E7 ... returns 0x3C (0002ms, 48211ms total) -T2244 7827:622 JLINK_ReadMemEx(0x08000188, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x08000188, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x08000188, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x08000188) - Data: 09 48 returns 0x02 (0000ms, 48211ms total) -T2244 7827:622 JLINK_ReadMemEx(0x0800018A, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x0800018A, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x0800018A, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x0800018A) - Data: 80 47 returns 0x02 (0001ms, 48212ms total) -T2244 7827:623 JLINK_ReadMemEx(0x0800018A, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x0800018A, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x0800018A, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x0800018A) - Data: 80 47 returns 0x02 (0000ms, 48212ms total) -T2244 7827:623 JLINK_ReadMemEx(0x0800018C, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x0800018C, NumBytes: 60, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x0800018C, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- Read from C cache (60 bytes @ 0x0800018C) - Data: 09 48 00 47 FE E7 FE E7 FE E7 FE E7 FE E7 FE E7 ... returns 0x3C (0000ms, 48212ms total) -T2244 7827:623 JLINK_ReadMemEx(0x0800018C, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x0800018C, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x0800018C, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x0800018C) - Data: 09 48 returns 0x02 (0000ms, 48212ms total) -T2244 7827:786 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ... returns 0x20 (0000ms, 48212ms total) -T2244 7827:787 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 00 00 00 00 returns 0x04 (0001ms, 48213ms total) -T2244 7830:651 JLINK_ReadMemEx(0x08000188, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x08000188, NumBytes: 60, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x08000188, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- Read from C cache (60 bytes @ 0x08000188) - Data: 09 48 80 47 09 48 00 47 FE E7 FE E7 FE E7 FE E7 ... returns 0x3C (0001ms, 48214ms total) -T2244 7830:652 JLINK_ReadMemEx(0x08000188, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x08000188, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x08000188, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x08000188) - Data: 09 48 returns 0x02 (0000ms, 48214ms total) -T2244 7830:652 JLINK_ReadMemEx(0x0800018A, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x0800018A, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x0800018A, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x0800018A) - Data: 80 47 returns 0x02 (0000ms, 48214ms total) -T2244 7830:652 JLINK_ReadMemEx(0x0800018A, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x0800018A, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x0800018A, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x0800018A) - Data: 80 47 returns 0x02 (0000ms, 48214ms total) -T2244 7830:652 JLINK_ReadMemEx(0x0800018C, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x0800018C, NumBytes: 60, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x0800018C, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- Read from C cache (60 bytes @ 0x0800018C) - Data: 09 48 00 47 FE E7 FE E7 FE E7 FE E7 FE E7 FE E7 ... returns 0x3C (0000ms, 48214ms total) -T2244 7830:652 JLINK_ReadMemEx(0x0800018C, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x0800018C, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x0800018C, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x0800018C) - Data: 09 48 returns 0x02 (0000ms, 48214ms total) -T2244 7831:139 JLINK_ReadReg(R0) returns 0x00000000 (0001ms, 48215ms total) -T2244 7831:140 JLINK_ReadReg(R1) returns 0x00000003 (0000ms, 48215ms total) -T2244 7831:140 JLINK_ReadReg(R2) returns 0x40022000 (0000ms, 48215ms total) -T2244 7831:140 JLINK_ReadReg(R3) returns 0x04C11DB7 (0000ms, 48215ms total) -T2244 7831:140 JLINK_ReadReg(R4) returns 0x00000000 (0000ms, 48215ms total) -T2244 7831:140 JLINK_ReadReg(R5) returns 0x00000000 (0000ms, 48215ms total) -T2244 7831:140 JLINK_ReadReg(R6) returns 0x00000000 (0000ms, 48215ms total) -T2244 7831:140 JLINK_ReadReg(R7) returns 0x00000000 (0000ms, 48215ms total) -T2244 7831:140 JLINK_ReadReg(R8) returns 0x00000000 (0000ms, 48215ms total) -T2244 7831:140 JLINK_ReadReg(R9) returns 0x20000160 (0000ms, 48215ms total) -T2244 7831:140 JLINK_ReadReg(R10) returns 0x00000000 (0000ms, 48215ms total) -T2244 7831:140 JLINK_ReadReg(R11) returns 0x00000000 (0000ms, 48215ms total) -T2244 7831:140 JLINK_ReadReg(R12) returns 0x00000000 (0000ms, 48215ms total) -T2244 7831:140 JLINK_ReadReg(R13 (SP)) returns 0x20000678 (0000ms, 48215ms total) -T2244 7831:140 JLINK_ReadReg(R14) returns 0xFFFFFFFF (0000ms, 48215ms total) -T2244 7831:140 JLINK_ReadReg(R15 (PC)) returns 0x08000188 (0000ms, 48215ms total) -T2244 7831:140 JLINK_ReadReg(XPSR) returns 0x01000000 (0000ms, 48215ms total) -T2244 7831:140 JLINK_ReadReg(MSP) returns 0x20000678 (0000ms, 48215ms total) -T2244 7831:140 JLINK_ReadReg(PSP) returns 0x20001000 (0000ms, 48215ms total) -T2244 7831:140 JLINK_ReadReg(CFBP) returns 0x00000000 (0000ms, 48215ms total) -T3520 7831:250 JLINK_ReadMemEx(0x08000188, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x08000188, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x08000188, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x08000188) - Data: 09 48 returns 0x02 (0000ms, 48215ms total) -T3520 7831:250 JLINK_SetBPEx(Addr = 0x0800090E, Type = 0xFFFFFFF2) returns 0x00000001 (0000ms, 48215ms total) -T3520 7831:250 JLINK_SetBPEx(Addr = 0x08000908, Type = 0xFFFFFFF2) returns 0x00000002 (0000ms, 48215ms total) -T3520 7831:250 JLINK_SetBPEx(Addr = 0x080008FC, Type = 0xFFFFFFF2) returns 0x00000003 (0000ms, 48215ms total) -T3520 7831:250 JLINK_SetBPEx(Addr = 0x08000404, Type = 0xFFFFFFF2) returns 0x00000004 (0000ms, 48215ms total) -T3520 7831:250 JLINK_SetBPEx(Addr = 0x080003EE, Type = 0xFFFFFFF2) returns 0x00000005 (0000ms, 48215ms total) -T3520 7831:250 JLINK_SetBPEx(Addr = 0x080003D6, Type = 0xFFFFFFF2) returns 0x00000006 (0000ms, 48215ms total) -T3520 7831:250 JLINK_Go() -- CPU_WriteMem(4 bytes @ 0xE0002008) -- CPU_WriteMem(4 bytes @ 0xE000200C) -- CPU_WriteMem(4 bytes @ 0xE0002010) -- CPU_WriteMem(4 bytes @ 0xE0002014) -- CPU_WriteMem(4 bytes @ 0xE0002018) -- CPU_WriteMem(4 bytes @ 0xE000201C) -- CPU_WriteMem(4 bytes @ 0xE0001004) (0004ms, 48219ms total) -T3520 7831:355 JLINK_IsHalted() returns TRUE (0003ms, 48222ms total) -T3520 7831:358 JLINK_Halt() returns 0x00 (0000ms, 48219ms total) -T3520 7831:358 JLINK_IsHalted() returns TRUE (0000ms, 48219ms total) -T3520 7831:358 JLINK_IsHalted() returns TRUE (0000ms, 48219ms total) -T3520 7831:358 JLINK_IsHalted() returns TRUE (0000ms, 48219ms total) -T3520 7831:358 JLINK_ReadReg(R15 (PC)) returns 0x080008FC (0000ms, 48219ms total) -T3520 7831:358 JLINK_ReadReg(XPSR) returns 0x21000000 (0000ms, 48219ms total) -T3520 7831:358 JLINK_ClrBPEx(BPHandle = 0x00000001) returns 0x00 (0000ms, 48219ms total) -T3520 7831:358 JLINK_ClrBPEx(BPHandle = 0x00000002) returns 0x00 (0000ms, 48219ms total) -T3520 7831:358 JLINK_ClrBPEx(BPHandle = 0x00000003) returns 0x00 (0000ms, 48219ms total) -T3520 7831:358 JLINK_ClrBPEx(BPHandle = 0x00000004) returns 0x00 (0000ms, 48219ms total) -T3520 7831:358 JLINK_ClrBPEx(BPHandle = 0x00000005) returns 0x00 (0000ms, 48219ms total) -T3520 7831:358 JLINK_ClrBPEx(BPHandle = 0x00000006) returns 0x00 (0000ms, 48219ms total) -T3520 7831:358 JLINK_ReadMemU32(0xE000ED30, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE000ED30) - Data: 03 00 00 00 returns 0x01 (0001ms, 48220ms total) -T3520 7831:359 JLINK_ReadMemU32(0xE0001028, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001028) - Data: 00 00 00 00 returns 0x01 (0000ms, 48220ms total) -T3520 7831:359 JLINK_ReadMemU32(0xE0001038, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001038) - Data: 00 02 00 00 returns 0x01 (0000ms, 48220ms total) -T3520 7831:359 JLINK_ReadMemU32(0xE0001048, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001048) - Data: 00 00 00 00 returns 0x01 (0001ms, 48221ms total) -T3520 7831:360 JLINK_ReadMemU32(0xE0001058, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001058) - Data: 00 00 00 00 returns 0x01 (0000ms, 48221ms total) -T3520 7831:360 JLINK_ReadReg(R0) returns 0x20000078 (0001ms, 48222ms total) -T3520 7831:361 JLINK_ReadReg(R1) returns 0x20000278 (0000ms, 48222ms total) -T3520 7831:361 JLINK_ReadReg(R2) returns 0x20000278 (0000ms, 48222ms total) -T3520 7831:361 JLINK_ReadReg(R3) returns 0x20000278 (0000ms, 48222ms total) -T3520 7831:361 JLINK_ReadReg(R4) returns 0x00000000 (0000ms, 48222ms total) -T3520 7831:361 JLINK_ReadReg(R5) returns 0x20000014 (0000ms, 48222ms total) -T3520 7831:361 JLINK_ReadReg(R6) returns 0x00000000 (0000ms, 48222ms total) -T3520 7831:361 JLINK_ReadReg(R7) returns 0x00000000 (0000ms, 48222ms total) -T3520 7831:361 JLINK_ReadReg(R8) returns 0x00000000 (0000ms, 48222ms total) -T3520 7831:361 JLINK_ReadReg(R9) returns 0x20000160 (0000ms, 48222ms total) -T3520 7831:361 JLINK_ReadReg(R10) returns 0x08000934 (0000ms, 48222ms total) -T3520 7831:361 JLINK_ReadReg(R11) returns 0x00000000 (0000ms, 48222ms total) -T3520 7831:361 JLINK_ReadReg(R12) returns 0x20000054 (0000ms, 48222ms total) -T3520 7831:361 JLINK_ReadReg(R13 (SP)) returns 0x20000678 (0000ms, 48222ms total) -T3520 7831:361 JLINK_ReadReg(R14) returns 0x08000177 (0000ms, 48222ms total) -T3520 7831:361 JLINK_ReadReg(R15 (PC)) returns 0x080008FC (0000ms, 48222ms total) -T3520 7831:361 JLINK_ReadReg(XPSR) returns 0x21000000 (0000ms, 48222ms total) -T3520 7831:361 JLINK_ReadReg(MSP) returns 0x20000678 (0000ms, 48222ms total) -T3520 7831:361 JLINK_ReadReg(PSP) returns 0x20001000 (0000ms, 48222ms total) -T3520 7831:361 JLINK_ReadReg(CFBP) returns 0x00000000 (0000ms, 48222ms total) -T2244 7831:368 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 13 14 00 00 returns 0x01 (0000ms, 48222ms total) -T2244 7831:369 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48223ms total) -T2244 7831:370 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 00 00 00 00 returns 0x04 (0000ms, 48223ms total) -T2244 7831:376 JLINK_ReadMemEx(0x080008FC, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080008FC, NumBytes: 60, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080008FC, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- CPU_ReadMem(128 bytes @ 0x080008C0) -- Updating C cache (128 bytes @ 0x080008C0) -- Read from C cache (60 bytes @ 0x080008FC) - Data: FF F7 E6 FE FF F7 FC FD FF F7 2E FD 00 20 FF F7 ... returns 0x3C (0001ms, 48224ms total) -T2244 7831:377 JLINK_ReadMemEx(0x080008FC, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080008FC, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080008FC, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080008FC) - Data: FF F7 returns 0x02 (0000ms, 48224ms total) -T2244 7831:377 JLINK_ReadMemEx(0x080008FE, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080008FE, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080008FE, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080008FE) - Data: E6 FE returns 0x02 (0001ms, 48225ms total) -T3520 7835:337 JLINK_ReadMemEx(0x080008FC, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080008FC, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080008FC, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080008FC) - Data: FF F7 returns 0x02 (0001ms, 48226ms total) -T3520 7835:338 JLINK_Step() -- Read from C cache (2 bytes @ 0x080008FC) -- Read from C cache (2 bytes @ 0x080008FE) -- Simulated returns 0x00 (0001ms, 48227ms total) -T3520 7835:339 JLINK_ReadReg(R15 (PC)) returns 0x080006CC (0000ms, 48227ms total) -T3520 7835:339 JLINK_ReadReg(XPSR) returns 0x21000000 (0000ms, 48227ms total) -T3520 7835:339 JLINK_SetBPEx(Addr = 0x0800090E, Type = 0xFFFFFFF2) returns 0x00000007 (0000ms, 48227ms total) -T3520 7835:339 JLINK_SetBPEx(Addr = 0x08000908, Type = 0xFFFFFFF2) returns 0x00000008 (0000ms, 48227ms total) -T3520 7835:339 JLINK_SetBPEx(Addr = 0x080008FC, Type = 0xFFFFFFF2) returns 0x00000009 (0000ms, 48227ms total) -T3520 7835:339 JLINK_SetBPEx(Addr = 0x08000404, Type = 0xFFFFFFF2) returns 0x0000000A (0000ms, 48227ms total) -T3520 7835:339 JLINK_SetBPEx(Addr = 0x080003EE, Type = 0xFFFFFFF2) returns 0x0000000B (0000ms, 48227ms total) -T3520 7835:339 JLINK_SetBPEx(Addr = 0x080003D6, Type = 0xFFFFFFF2) returns 0x0000000C (0000ms, 48227ms total) -T3520 7835:339 JLINK_Go() -- CPU_WriteMem(4 bytes @ 0xE0001004) (0001ms, 48228ms total) -T3520 7835:442 JLINK_IsHalted() returns TRUE (0003ms, 48231ms total) -T3520 7835:445 JLINK_Halt() returns 0x00 (0000ms, 48228ms total) -T3520 7835:445 JLINK_IsHalted() returns TRUE (0000ms, 48228ms total) -T3520 7835:445 JLINK_IsHalted() returns TRUE (0000ms, 48228ms total) -T3520 7835:445 JLINK_IsHalted() returns TRUE (0000ms, 48228ms total) -T3520 7835:445 JLINK_ReadReg(R15 (PC)) returns 0x08000908 (0000ms, 48228ms total) -T3520 7835:445 JLINK_ReadReg(XPSR) returns 0x21000000 (0000ms, 48228ms total) -T3520 7835:445 JLINK_ClrBPEx(BPHandle = 0x00000007) returns 0x00 (0000ms, 48228ms total) -T3520 7835:445 JLINK_ClrBPEx(BPHandle = 0x00000008) returns 0x00 (0000ms, 48228ms total) -T3520 7835:445 JLINK_ClrBPEx(BPHandle = 0x00000009) returns 0x00 (0000ms, 48228ms total) -T3520 7835:445 JLINK_ClrBPEx(BPHandle = 0x0000000A) returns 0x00 (0000ms, 48228ms total) -T3520 7835:445 JLINK_ClrBPEx(BPHandle = 0x0000000B) returns 0x00 (0000ms, 48228ms total) -T3520 7835:445 JLINK_ClrBPEx(BPHandle = 0x0000000C) returns 0x00 (0000ms, 48228ms total) -T3520 7835:445 JLINK_ReadMemU32(0xE000ED30, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE000ED30) - Data: 03 00 00 00 returns 0x01 (0001ms, 48229ms total) -T3520 7835:446 JLINK_ReadMemU32(0xE0001028, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001028) - Data: 00 00 00 00 returns 0x01 (0000ms, 48229ms total) -T3520 7835:446 JLINK_ReadMemU32(0xE0001038, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001038) - Data: 00 02 00 00 returns 0x01 (0002ms, 48231ms total) -T3520 7835:448 JLINK_ReadMemU32(0xE0001048, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001048) - Data: 00 00 00 00 returns 0x01 (0000ms, 48231ms total) -T3520 7835:448 JLINK_ReadMemU32(0xE0001058, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001058) - Data: 00 00 00 00 returns 0x01 (0000ms, 48231ms total) -T3520 7835:448 JLINK_ReadReg(R0) returns 0x00002710 (0000ms, 48231ms total) -T3520 7835:448 JLINK_ReadReg(R1) returns 0xBFFF0000 (0000ms, 48231ms total) -T3520 7835:448 JLINK_ReadReg(R2) returns 0x04000021 (0000ms, 48231ms total) -T3520 7835:448 JLINK_ReadReg(R3) returns 0x1C034000 (0000ms, 48231ms total) -T3520 7835:448 JLINK_ReadReg(R4) returns 0x00000000 (0000ms, 48231ms total) -T3520 7835:448 JLINK_ReadReg(R5) returns 0x20000014 (0000ms, 48231ms total) -T3520 7835:448 JLINK_ReadReg(R6) returns 0x00000000 (0000ms, 48231ms total) -T3520 7835:448 JLINK_ReadReg(R7) returns 0x00000000 (0000ms, 48231ms total) -T3520 7835:448 JLINK_ReadReg(R8) returns 0x00000000 (0000ms, 48231ms total) -T3520 7835:448 JLINK_ReadReg(R9) returns 0x20000160 (0000ms, 48231ms total) -T3520 7835:448 JLINK_ReadReg(R10) returns 0x08000934 (0000ms, 48231ms total) -T3520 7835:448 JLINK_ReadReg(R11) returns 0x00000000 (0000ms, 48231ms total) -T3520 7835:448 JLINK_ReadReg(R12) returns 0x000000C0 (0000ms, 48231ms total) -T3520 7835:448 JLINK_ReadReg(R13 (SP)) returns 0x20000678 (0000ms, 48231ms total) -T3520 7835:448 JLINK_ReadReg(R14) returns 0x080003AD (0000ms, 48231ms total) -T3520 7835:448 JLINK_ReadReg(R15 (PC)) returns 0x08000908 (0000ms, 48231ms total) -T3520 7835:448 JLINK_ReadReg(XPSR) returns 0x21000000 (0000ms, 48231ms total) -T3520 7835:448 JLINK_ReadReg(MSP) returns 0x20000678 (0000ms, 48231ms total) -T3520 7835:448 JLINK_ReadReg(PSP) returns 0x20001000 (0000ms, 48231ms total) -T3520 7835:448 JLINK_ReadReg(CFBP) returns 0x00000000 (0000ms, 48231ms total) -T2244 7835:448 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 7A 1F 00 00 returns 0x01 (0001ms, 48232ms total) -T2244 7835:449 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48233ms total) -T2244 7835:450 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0002ms, 48235ms total) -T2244 7835:482 JLINK_ReadMemEx(0x08000908, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x08000908, NumBytes: 60, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x08000908, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- CPU_ReadMem(128 bytes @ 0x08000900) -- Updating C cache (128 bytes @ 0x08000900) -- Read from C cache (60 bytes @ 0x08000908) - Data: 00 20 FF F7 53 FD 00 BF FE E7 00 00 34 09 00 08 ... returns 0x3C (0002ms, 48237ms total) -T2244 7835:484 JLINK_ReadMemEx(0x08000908, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x08000908, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x08000908, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x08000908) - Data: 00 20 returns 0x02 (0000ms, 48237ms total) -T2244 7835:484 JLINK_ReadMemEx(0x0800090A, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x0800090A, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x0800090A, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x0800090A) - Data: FF F7 returns 0x02 (0000ms, 48237ms total) -T3520 7835:959 JLINK_ReadMemEx(0x08000908, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x08000908, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x08000908, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x08000908) - Data: 00 20 returns 0x02 (0000ms, 48237ms total) -T3520 7835:959 JLINK_Step() -- Read from C cache (2 bytes @ 0x08000908) -- Simulated returns 0x00 (0001ms, 48238ms total) -T3520 7835:960 JLINK_ReadReg(R15 (PC)) returns 0x0800090A (0000ms, 48238ms total) -T3520 7835:960 JLINK_ReadReg(XPSR) returns 0x61000000 (0000ms, 48238ms total) -T3520 7835:960 JLINK_SetBPEx(Addr = 0x0800090E, Type = 0xFFFFFFF2) returns 0x0000000D (0000ms, 48238ms total) -T3520 7835:960 JLINK_SetBPEx(Addr = 0x08000908, Type = 0xFFFFFFF2) returns 0x0000000E (0000ms, 48238ms total) -T3520 7835:960 JLINK_SetBPEx(Addr = 0x080008FC, Type = 0xFFFFFFF2) returns 0x0000000F (0000ms, 48238ms total) -T3520 7835:960 JLINK_SetBPEx(Addr = 0x08000404, Type = 0xFFFFFFF2) returns 0x00000010 (0000ms, 48238ms total) -T3520 7835:960 JLINK_SetBPEx(Addr = 0x080003EE, Type = 0xFFFFFFF2) returns 0x00000011 (0000ms, 48238ms total) -T3520 7835:960 JLINK_SetBPEx(Addr = 0x080003D6, Type = 0xFFFFFFF2) returns 0x00000012 (0000ms, 48238ms total) -T3520 7835:960 JLINK_Go() -- CPU_WriteMem(4 bytes @ 0xE0001004) (0001ms, 48239ms total) -T3520 7836:062 JLINK_IsHalted() returns TRUE (0003ms, 48242ms total) -T3520 7836:065 JLINK_Halt() returns 0x00 (0000ms, 48239ms total) -T3520 7836:065 JLINK_IsHalted() returns TRUE (0000ms, 48239ms total) -T3520 7836:065 JLINK_IsHalted() returns TRUE (0000ms, 48239ms total) -T3520 7836:065 JLINK_IsHalted() returns TRUE (0000ms, 48239ms total) -T3520 7836:065 JLINK_ReadReg(R15 (PC)) returns 0x080003D6 (0000ms, 48239ms total) -T3520 7836:065 JLINK_ReadReg(XPSR) returns 0x21000000 (0000ms, 48239ms total) -T3520 7836:065 JLINK_ClrBPEx(BPHandle = 0x0000000D) returns 0x00 (0000ms, 48239ms total) -T3520 7836:065 JLINK_ClrBPEx(BPHandle = 0x0000000E) returns 0x00 (0000ms, 48239ms total) -T3520 7836:065 JLINK_ClrBPEx(BPHandle = 0x0000000F) returns 0x00 (0000ms, 48239ms total) -T3520 7836:065 JLINK_ClrBPEx(BPHandle = 0x00000010) returns 0x00 (0000ms, 48239ms total) -T3520 7836:065 JLINK_ClrBPEx(BPHandle = 0x00000011) returns 0x00 (0000ms, 48239ms total) -T3520 7836:065 JLINK_ClrBPEx(BPHandle = 0x00000012) returns 0x00 (0000ms, 48239ms total) -T3520 7836:065 JLINK_ReadMemU32(0xE000ED30, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE000ED30) - Data: 03 00 00 00 returns 0x01 (0001ms, 48240ms total) -T3520 7836:066 JLINK_ReadMemU32(0xE0001028, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001028) - Data: 00 00 00 00 returns 0x01 (0001ms, 48241ms total) -T3520 7836:067 JLINK_ReadMemU32(0xE0001038, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001038) - Data: 00 02 00 00 returns 0x01 (0000ms, 48241ms total) -T3520 7836:067 JLINK_ReadMemU32(0xE0001048, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001048) - Data: 00 00 00 00 returns 0x01 (0001ms, 48242ms total) -T3520 7836:068 JLINK_ReadMemU32(0xE0001058, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001058) - Data: 00 00 00 00 returns 0x01 (0001ms, 48243ms total) -T3520 7836:069 JLINK_ReadReg(R0) returns 0x00000001 (0000ms, 48243ms total) -T3520 7836:069 JLINK_ReadReg(R1) returns 0x00030001 (0000ms, 48243ms total) -T3520 7836:069 JLINK_ReadReg(R2) returns 0x40005400 (0000ms, 48243ms total) -T3520 7836:069 JLINK_ReadReg(R3) returns 0x00030000 (0000ms, 48243ms total) -T3520 7836:069 JLINK_ReadReg(R4) returns 0x00000000 (0000ms, 48243ms total) -T3520 7836:069 JLINK_ReadReg(R5) returns 0x20000014 (0000ms, 48243ms total) -T3520 7836:069 JLINK_ReadReg(R6) returns 0x00000000 (0000ms, 48243ms total) -T3520 7836:069 JLINK_ReadReg(R7) returns 0x00000000 (0000ms, 48243ms total) -T3520 7836:069 JLINK_ReadReg(R8) returns 0x00000000 (0000ms, 48243ms total) -T3520 7836:069 JLINK_ReadReg(R9) returns 0x20000160 (0000ms, 48243ms total) -T3520 7836:069 JLINK_ReadReg(R10) returns 0x08000934 (0000ms, 48243ms total) -T3520 7836:069 JLINK_ReadReg(R11) returns 0x00000000 (0000ms, 48243ms total) -T3520 7836:069 JLINK_ReadReg(R12) returns 0x000000C0 (0000ms, 48243ms total) -T3520 7836:069 JLINK_ReadReg(R13 (SP)) returns 0x20000670 (0000ms, 48243ms total) -T3520 7836:069 JLINK_ReadReg(R14) returns 0x080003D3 (0000ms, 48243ms total) -T3520 7836:069 JLINK_ReadReg(R15 (PC)) returns 0x080003D6 (0000ms, 48243ms total) -T3520 7836:069 JLINK_ReadReg(XPSR) returns 0x21000000 (0000ms, 48243ms total) -T3520 7836:069 JLINK_ReadReg(MSP) returns 0x20000670 (0000ms, 48243ms total) -T3520 7836:069 JLINK_ReadReg(PSP) returns 0x20001000 (0000ms, 48243ms total) -T3520 7836:069 JLINK_ReadReg(CFBP) returns 0x00000000 (0000ms, 48243ms total) -T2244 7836:069 JLINK_ReadMemEx(0x20000674, 0x0004 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x20000674, NumBytes: 4, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x20000674, NumBytes: 4, Alignment: 2 (Halfword-aligned) -- CPU_ReadMem(64 bytes @ 0x20000640) -- Updating C cache (64 bytes @ 0x20000640) -- Read from C cache (4 bytes @ 0x20000674) - Data: 0F 09 00 08 returns 0x04 (0001ms, 48244ms total) -T2244 7836:070 JLINK_ReadMemEx(0x20000670, 0x0004 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x20000670, NumBytes: 4, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x20000670, NumBytes: 4, Alignment: 2 (Halfword-aligned) -- Read from C cache (4 bytes @ 0x20000670) - Data: 00 00 00 00 returns 0x04 (0000ms, 48244ms total) -T2244 7836:070 JLINK_ReadMemEx(0x20000674, 0x0004 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x20000674, NumBytes: 4, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x20000674, NumBytes: 4, Alignment: 2 (Halfword-aligned) -- Read from C cache (4 bytes @ 0x20000674) - Data: 0F 09 00 08 returns 0x04 (0000ms, 48244ms total) -T2244 7836:078 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 00 2E 00 00 returns 0x01 (0000ms, 48244ms total) -T2244 7836:079 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48245ms total) -T2244 7836:080 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0000ms, 48245ms total) -T2244 7836:099 JLINK_ReadMemEx(0x080003D6, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003D6, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003D6, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- CPU_ReadMem(64 bytes @ 0x080003C0) -- Updating C cache (64 bytes @ 0x080003C0) -- Read from C cache (2 bytes @ 0x080003D6) - Data: 01 22 returns 0x02 (0001ms, 48246ms total) -T2244 7836:100 JLINK_ReadMemEx(0x080003D8, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003D8, NumBytes: 60, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003D8, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- CPU_ReadMem(64 bytes @ 0x08000400) -- Updating C cache (64 bytes @ 0x08000400) -- Read from C cache (60 bytes @ 0x080003D8) - Data: 21 21 20 48 00 F0 36 F9 00 BF 20 49 1D 48 00 F0 ... returns 0x3C (0002ms, 48248ms total) -T2244 7836:102 JLINK_ReadMemEx(0x080003D8, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003D8, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003D8, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003D8) - Data: 21 21 returns 0x02 (0000ms, 48248ms total) -T2244 7836:102 JLINK_ReadMemEx(0x080003D8, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003D8, NumBytes: 60, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003D8, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- Read from C cache (60 bytes @ 0x080003D8) - Data: 21 21 20 48 00 F0 36 F9 00 BF 20 49 1D 48 00 F0 ... returns 0x3C (0000ms, 48248ms total) -T2244 7836:102 JLINK_ReadMemEx(0x080003D8, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003D8, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003D8, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003D8) - Data: 21 21 returns 0x02 (0000ms, 48248ms total) -T2244 7836:102 JLINK_ReadMemEx(0x080003DA, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003DA, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003DA, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003DA) - Data: 20 48 returns 0x02 (0000ms, 48248ms total) -T2244 7836:102 JLINK_ReadMemEx(0x080003DA, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003DA, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003DA, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003DA) - Data: 20 48 returns 0x02 (0000ms, 48248ms total) -T2244 7836:102 JLINK_ReadMemEx(0x080003DC, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003DC, NumBytes: 60, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003DC, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- Read from C cache (60 bytes @ 0x080003DC) - Data: 00 F0 36 F9 00 BF 20 49 1D 48 00 F0 4B F8 00 28 ... returns 0x3C (0000ms, 48248ms total) -T2244 7836:102 JLINK_ReadMemEx(0x080003DC, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003DC, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003DC, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003DC) - Data: 00 F0 returns 0x02 (0000ms, 48248ms total) -T3520 7836:908 JLINK_ReadMemEx(0x080003D6, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003D6, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003D6, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003D6) - Data: 01 22 returns 0x02 (0002ms, 48250ms total) -T3520 7836:910 JLINK_Step() -- Read from C cache (2 bytes @ 0x080003D6) -- Simulated returns 0x00 (0000ms, 48250ms total) -T3520 7836:910 JLINK_ReadReg(R15 (PC)) returns 0x080003D8 (0000ms, 48250ms total) -T3520 7836:910 JLINK_ReadReg(XPSR) returns 0x21000000 (0000ms, 48250ms total) -T3520 7836:910 JLINK_SetBPEx(Addr = 0x0800090E, Type = 0xFFFFFFF2) returns 0x00000013 (0000ms, 48250ms total) -T3520 7836:910 JLINK_SetBPEx(Addr = 0x08000908, Type = 0xFFFFFFF2) returns 0x00000014 (0000ms, 48250ms total) -T3520 7836:910 JLINK_SetBPEx(Addr = 0x080008FC, Type = 0xFFFFFFF2) returns 0x00000015 (0000ms, 48250ms total) -T3520 7836:910 JLINK_SetBPEx(Addr = 0x08000404, Type = 0xFFFFFFF2) returns 0x00000016 (0000ms, 48250ms total) -T3520 7836:910 JLINK_SetBPEx(Addr = 0x080003EE, Type = 0xFFFFFFF2) returns 0x00000017 (0000ms, 48250ms total) -T3520 7836:910 JLINK_SetBPEx(Addr = 0x080003D6, Type = 0xFFFFFFF2) returns 0x00000018 (0000ms, 48250ms total) -T3520 7836:910 JLINK_Go() -- CPU_WriteMem(4 bytes @ 0xE0001004) (0002ms, 48252ms total) -T3520 7837:014 JLINK_IsHalted() returns FALSE (0000ms, 48252ms total) -T3520 7837:114 JLINK_IsHalted() returns FALSE (0000ms, 48252ms total) -T3520 7837:215 JLINK_IsHalted() returns FALSE (0000ms, 48252ms total) -T3520 7837:316 JLINK_IsHalted() returns FALSE (0000ms, 48252ms total) -T3520 7837:417 JLINK_IsHalted() returns FALSE (0000ms, 48252ms total) -T3520 7837:518 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: F6 9E 99 02 returns 0x01 (0000ms, 48252ms total) -T2244 7837:519 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0000ms, 48252ms total) -T2244 7837:519 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0001ms, 48253ms total) -T3520 7837:540 JLINK_IsHalted() returns FALSE (0000ms, 48253ms total) -T3520 7837:641 JLINK_IsHalted() returns FALSE (0000ms, 48253ms total) -T3520 7837:742 JLINK_IsHalted() returns FALSE (0000ms, 48253ms total) -T3520 7837:843 JLINK_IsHalted() returns FALSE (0000ms, 48253ms total) -T3520 7837:945 JLINK_IsHalted() returns FALSE (0001ms, 48254ms total) -T3520 7838:046 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 87 9A DD 04 returns 0x01 (0000ms, 48253ms total) -T2244 7838:047 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48254ms total) -T2244 7838:048 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0000ms, 48254ms total) -T3520 7838:052 JLINK_IsHalted() returns FALSE (0000ms, 48254ms total) -T3520 7838:153 JLINK_IsHalted() returns FALSE (0000ms, 48254ms total) -T3520 7838:254 JLINK_IsHalted() returns FALSE (0000ms, 48254ms total) -T3520 7838:355 JLINK_IsHalted() returns FALSE (0000ms, 48254ms total) -T3520 7838:456 JLINK_IsHalted() returns FALSE (0000ms, 48254ms total) -T3520 7838:557 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 51 8B 0F 07 returns 0x01 (0000ms, 48254ms total) -T2244 7838:560 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0002ms, 48256ms total) -T2244 7838:562 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0001ms, 48257ms total) -T3520 7838:568 JLINK_IsHalted() returns FALSE (0000ms, 48257ms total) -T3520 7838:669 JLINK_IsHalted() returns FALSE (0000ms, 48257ms total) -T3520 7838:769 JLINK_IsHalted() returns FALSE (0000ms, 48257ms total) -T3520 7838:870 JLINK_IsHalted() returns FALSE (0000ms, 48257ms total) -T3520 7838:971 JLINK_IsHalted() returns FALSE (0000ms, 48257ms total) -T3520 7839:072 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 75 A6 45 09 returns 0x01 (0000ms, 48257ms total) -T2244 7839:073 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48258ms total) -T2244 7839:074 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0000ms, 48258ms total) -T3520 7839:081 JLINK_IsHalted() returns FALSE (0001ms, 48259ms total) -T3520 7839:183 JLINK_IsHalted() returns FALSE (0000ms, 48258ms total) -T3520 7839:284 JLINK_IsHalted() returns FALSE (0001ms, 48259ms total) -T3520 7839:385 JLINK_IsHalted() returns FALSE (0001ms, 48259ms total) -T3520 7839:486 JLINK_IsHalted() returns FALSE (0001ms, 48259ms total) -T3520 7839:588 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: CF 04 7C 0B returns 0x01 (0000ms, 48258ms total) -T2244 7839:595 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48259ms total) -T2244 7839:596 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0001ms, 48260ms total) -T3520 7839:602 JLINK_IsHalted() returns FALSE (0001ms, 48261ms total) -T3520 7839:704 JLINK_IsHalted() returns FALSE (0000ms, 48260ms total) -T3520 7839:805 JLINK_IsHalted() returns FALSE (0000ms, 48260ms total) -T3520 7839:906 JLINK_IsHalted() returns FALSE (0000ms, 48260ms total) -T3520 7840:008 JLINK_IsHalted() returns FALSE (0001ms, 48261ms total) -T3520 7840:110 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: BC AB B9 0D returns 0x01 (0000ms, 48260ms total) -T2244 7840:112 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48261ms total) -T2244 7840:113 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0001ms, 48262ms total) -T3520 7840:120 JLINK_IsHalted() returns FALSE (0001ms, 48263ms total) -T3520 7840:221 JLINK_IsHalted() returns FALSE (0000ms, 48262ms total) -T3520 7840:322 JLINK_IsHalted() returns FALSE (0000ms, 48262ms total) -T3520 7840:423 JLINK_IsHalted() returns FALSE (0000ms, 48262ms total) -T3520 7840:525 JLINK_IsHalted() returns FALSE (0000ms, 48262ms total) -T3520 7840:626 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: E3 90 F0 0F returns 0x01 (0000ms, 48262ms total) -T2244 7840:629 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48263ms total) -T2244 7840:630 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0001ms, 48264ms total) -T3520 7840:638 JLINK_IsHalted() returns FALSE (0000ms, 48264ms total) -T3520 7840:739 JLINK_IsHalted() returns FALSE (0000ms, 48264ms total) -T3520 7840:840 JLINK_IsHalted() returns FALSE (0000ms, 48264ms total) -T3520 7840:941 JLINK_IsHalted() returns FALSE (0000ms, 48264ms total) -T3520 7841:042 JLINK_IsHalted() returns FALSE (0000ms, 48264ms total) -T3520 7841:144 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: F0 4C 29 12 returns 0x01 (0000ms, 48264ms total) -T2244 7841:144 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48265ms total) -T2244 7841:145 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0000ms, 48265ms total) -T3520 7841:152 JLINK_IsHalted() returns FALSE (0001ms, 48266ms total) -T3520 7841:255 JLINK_IsHalted() returns FALSE (0000ms, 48265ms total) -T3520 7841:356 JLINK_IsHalted() returns FALSE (0000ms, 48265ms total) -T3520 7841:457 JLINK_IsHalted() returns FALSE (0000ms, 48265ms total) -T3520 7841:558 JLINK_IsHalted() returns FALSE (0000ms, 48265ms total) -T3520 7841:659 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 3F DC 5F 14 returns 0x01 (0000ms, 48265ms total) -T2244 7841:659 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48266ms total) -T2244 7841:660 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0001ms, 48267ms total) -T3520 7841:665 JLINK_IsHalted() returns FALSE (0001ms, 48268ms total) -T3520 7841:767 JLINK_IsHalted() returns FALSE (0000ms, 48267ms total) -T3520 7841:868 JLINK_IsHalted() returns FALSE (0000ms, 48267ms total) -T3520 7841:969 JLINK_IsHalted() returns FALSE (0001ms, 48268ms total) -T3520 7842:071 JLINK_IsHalted() returns FALSE (0001ms, 48268ms total) -T3520 7842:172 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 2C 2D 93 16 returns 0x01 (0000ms, 48267ms total) -T2244 7842:176 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0002ms, 48269ms total) -T2244 7842:178 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0000ms, 48269ms total) -T3520 7842:188 JLINK_IsHalted() returns FALSE (0001ms, 48270ms total) -T3520 7842:290 JLINK_IsHalted() returns FALSE (0000ms, 48269ms total) -T3520 7842:391 JLINK_IsHalted() returns FALSE (0000ms, 48269ms total) -T3520 7842:491 JLINK_IsHalted() returns FALSE (0000ms, 48269ms total) -T3520 7842:592 JLINK_IsHalted() returns FALSE (0000ms, 48269ms total) -T3520 7842:693 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 23 80 CF 18 returns 0x01 (0000ms, 48269ms total) -T2244 7842:693 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48270ms total) -T2244 7842:694 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0001ms, 48271ms total) -T3520 7842:698 JLINK_IsHalted() returns FALSE (0001ms, 48272ms total) -T3520 7842:800 JLINK_IsHalted() returns FALSE (0000ms, 48271ms total) -T3520 7842:900 JLINK_IsHalted() returns FALSE (0000ms, 48271ms total) -T3520 7843:001 JLINK_IsHalted() returns FALSE (0000ms, 48271ms total) -T3520 7843:102 JLINK_IsHalted() returns FALSE (0001ms, 48272ms total) -T3520 7843:204 JLINK_IsHalted() returns FALSE (0000ms, 48271ms total) -T3520 7843:305 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 1E 9A 6F 1B returns 0x01 (0000ms, 48271ms total) -T2244 7843:305 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48272ms total) -T2244 7843:306 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0000ms, 48272ms total) -T3520 7843:310 JLINK_IsHalted() returns FALSE (0000ms, 48272ms total) -T3520 7843:411 JLINK_IsHalted() returns FALSE (0000ms, 48272ms total) -T3520 7843:513 JLINK_IsHalted() returns FALSE (0000ms, 48272ms total) -T3520 7843:613 JLINK_IsHalted() returns FALSE (0000ms, 48272ms total) -T3520 7843:714 JLINK_IsHalted() returns FALSE (0000ms, 48272ms total) -T3520 7843:816 JLINK_IsHalted() returns FALSE (0000ms, 48272ms total) -T3520 7843:917 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: DD D1 10 1E returns 0x01 (0001ms, 48273ms total) -T2244 7843:920 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48274ms total) -T2244 7843:921 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0001ms, 48275ms total) -T3520 7843:930 JLINK_IsHalted() returns FALSE (0000ms, 48275ms total) -T3520 7844:031 JLINK_Halt() returns 0x00 (0003ms, 48278ms total) -T3520 7844:034 JLINK_IsHalted() returns TRUE (0000ms, 48278ms total) -T3520 7844:034 JLINK_IsHalted() returns TRUE (0000ms, 48278ms total) -T3520 7844:034 JLINK_IsHalted() returns TRUE (0000ms, 48278ms total) -T3520 7844:034 JLINK_ReadReg(R15 (PC)) returns 0x0800048A (0000ms, 48278ms total) -T3520 7844:034 JLINK_ReadReg(XPSR) returns 0x61000000 (0000ms, 48278ms total) -T3520 7844:034 JLINK_ClrBPEx(BPHandle = 0x00000013) returns 0x00 (0000ms, 48278ms total) -T3520 7844:034 JLINK_ClrBPEx(BPHandle = 0x00000014) returns 0x00 (0000ms, 48278ms total) -T3520 7844:034 JLINK_ClrBPEx(BPHandle = 0x00000015) returns 0x00 (0000ms, 48278ms total) -T3520 7844:034 JLINK_ClrBPEx(BPHandle = 0x00000016) returns 0x00 (0000ms, 48278ms total) -T3520 7844:034 JLINK_ClrBPEx(BPHandle = 0x00000017) returns 0x00 (0000ms, 48278ms total) -T3520 7844:034 JLINK_ClrBPEx(BPHandle = 0x00000018) returns 0x00 (0000ms, 48278ms total) -T3520 7844:034 JLINK_ReadMemU32(0xE000ED30, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE000ED30) - Data: 01 00 00 00 returns 0x01 (0001ms, 48279ms total) -T3520 7844:035 JLINK_ReadMemU32(0xE0001028, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001028) - Data: 00 00 00 00 returns 0x01 (0001ms, 48280ms total) -T3520 7844:036 JLINK_ReadMemU32(0xE0001038, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001038) - Data: 00 02 00 00 returns 0x01 (0000ms, 48280ms total) -T3520 7844:036 JLINK_ReadMemU32(0xE0001048, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001048) - Data: 00 00 00 00 returns 0x01 (0001ms, 48281ms total) -T3520 7844:037 JLINK_ReadMemU32(0xE0001058, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001058) - Data: 00 00 00 00 returns 0x01 (0001ms, 48282ms total) -T3520 7844:038 JLINK_ReadReg(R0) returns 0x40005400 (0000ms, 48282ms total) -T3520 7844:038 JLINK_ReadReg(R1) returns 0x00070082 (0000ms, 48282ms total) -T3520 7844:038 JLINK_ReadReg(R2) returns 0x40005400 (0000ms, 48282ms total) -T3520 7844:038 JLINK_ReadReg(R3) returns 0x00000000 (0000ms, 48282ms total) -T3520 7844:038 JLINK_ReadReg(R4) returns 0x00000000 (0000ms, 48282ms total) -T3520 7844:038 JLINK_ReadReg(R5) returns 0x00000000 (0000ms, 48282ms total) -T3520 7844:038 JLINK_ReadReg(R6) returns 0x00000000 (0000ms, 48282ms total) -T3520 7844:038 JLINK_ReadReg(R7) returns 0x00000000 (0000ms, 48282ms total) -T3520 7844:038 JLINK_ReadReg(R8) returns 0x00000000 (0000ms, 48282ms total) -T3520 7844:038 JLINK_ReadReg(R9) returns 0x20000160 (0000ms, 48282ms total) -T3520 7844:038 JLINK_ReadReg(R10) returns 0x08000934 (0000ms, 48282ms total) -T3520 7844:038 JLINK_ReadReg(R11) returns 0x00000000 (0000ms, 48282ms total) -T3520 7844:038 JLINK_ReadReg(R12) returns 0x000000C0 (0000ms, 48282ms total) -T3520 7844:038 JLINK_ReadReg(R13 (SP)) returns 0x20000660 (0000ms, 48282ms total) -T3520 7844:038 JLINK_ReadReg(R14) returns 0x080003EB (0000ms, 48282ms total) -T3520 7844:038 JLINK_ReadReg(R15 (PC)) returns 0x0800048A (0000ms, 48282ms total) -T3520 7844:038 JLINK_ReadReg(XPSR) returns 0x61000000 (0000ms, 48282ms total) -T3520 7844:038 JLINK_ReadReg(MSP) returns 0x20000660 (0000ms, 48282ms total) -T3520 7844:038 JLINK_ReadReg(PSP) returns 0x20001000 (0000ms, 48282ms total) -T3520 7844:038 JLINK_ReadReg(CFBP) returns 0x00000000 (0000ms, 48282ms total) -T2244 7844:039 JLINK_ReadMemEx(0x2000066C, 0x0004 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x2000066C, NumBytes: 4, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x2000066C, NumBytes: 4, Alignment: 2 (Halfword-aligned) -- CPU_ReadMem(64 bytes @ 0x20000640) -- Updating C cache (64 bytes @ 0x20000640) -- Read from C cache (4 bytes @ 0x2000066C) - Data: EB 03 00 08 returns 0x04 (0000ms, 48282ms total) -T2244 7844:039 JLINK_ReadMemEx(0x20000660, 0x0004 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x20000660, NumBytes: 4, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x20000660, NumBytes: 4, Alignment: 2 (Halfword-aligned) -- Read from C cache (4 bytes @ 0x20000660) - Data: 00 00 00 00 returns 0x04 (0001ms, 48283ms total) -T2244 7844:040 JLINK_ReadMemEx(0x20000664, 0x0004 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x20000664, NumBytes: 4, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x20000664, NumBytes: 4, Alignment: 2 (Halfword-aligned) -- Read from C cache (4 bytes @ 0x20000664) - Data: 14 00 00 20 returns 0x04 (0000ms, 48283ms total) -T2244 7844:040 JLINK_ReadMemEx(0x20000668, 0x0004 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x20000668, NumBytes: 4, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x20000668, NumBytes: 4, Alignment: 2 (Halfword-aligned) -- Read from C cache (4 bytes @ 0x20000668) - Data: 00 00 00 00 returns 0x04 (0000ms, 48283ms total) -T2244 7844:040 JLINK_ReadMemEx(0x2000066C, 0x0004 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x2000066C, NumBytes: 4, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x2000066C, NumBytes: 4, Alignment: 2 (Halfword-aligned) -- Read from C cache (4 bytes @ 0x2000066C) - Data: EB 03 00 08 returns 0x04 (0000ms, 48283ms total) -T2244 7844:040 JLINK_ReadMemEx(0x20000674, 0x0004 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x20000674, NumBytes: 4, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x20000674, NumBytes: 4, Alignment: 2 (Halfword-aligned) -- Read from C cache (4 bytes @ 0x20000674) - Data: 0F 09 00 08 returns 0x04 (0000ms, 48283ms total) -T2244 7844:040 JLINK_ReadMemEx(0x20000670, 0x0004 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x20000670, NumBytes: 4, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x20000670, NumBytes: 4, Alignment: 2 (Halfword-aligned) -- Read from C cache (4 bytes @ 0x20000670) - Data: 00 00 00 00 returns 0x04 (0000ms, 48283ms total) -T2244 7844:040 JLINK_ReadMemEx(0x20000674, 0x0004 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x20000674, NumBytes: 4, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x20000674, NumBytes: 4, Alignment: 2 (Halfword-aligned) -- Read from C cache (4 bytes @ 0x20000674) - Data: 0F 09 00 08 returns 0x04 (0000ms, 48283ms total) -T2244 7844:054 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: AA 5D 8D 1E returns 0x01 (0000ms, 48283ms total) -T2244 7844:055 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48284ms total) -T2244 7844:056 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0000ms, 48284ms total) -T2244 7844:593 JLINK_SetResetType(JLINKARM_RESET_TYPE_NORMAL) returns JLINKARM_RESET_TYPE_NORMAL (0000ms, 48284ms total) -T2244 7844:593 JLINK_Reset() -- CPU_WriteMem(4 bytes @ 0xE000EDF0) -- CPU_WriteMem(4 bytes @ 0xE000EDFC) -- CPU_WriteMem(4 bytes @ 0xE000ED0C) -- CPU_ReadMem(4 bytes @ 0xE000EDF0) -- CPU_ReadMem(4 bytes @ 0xE000EDF0) -- CPU_WriteMem(4 bytes @ 0xE000EDF0) -- CPU_WriteMem(4 bytes @ 0xE000EDFC) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE000EDF0) >0x80 JTAG> >0x40 JTAG> >0x30 JTAG> >0x40 JTAG> >0x50 JTAG> >0x40 JTAG> -- CPU_WriteMem(4 bytes @ 0xE000EDFC) -- CPU_WriteMem(4 bytes @ 0xE0001028) - -- CPU_WriteMem(4 bytes @ 0xE0001038) -- CPU_WriteMem(4 bytes @ 0xE0001048) -- CPU_WriteMem(4 bytes @ 0xE0001058) -- CPU_WriteMem(4 bytes @ 0xE0002000) -- CPU_ReadMem(4 bytes @ 0xE000EDFC) -- CPU_ReadMem(4 bytes @ 0xE0001000) (0028ms, 48312ms total) -T2244 7844:621 JLINK_ReadReg(R15 (PC)) returns 0x08000188 (0000ms, 48312ms total) -T2244 7844:621 JLINK_ReadReg(XPSR) returns 0x01000000 (0000ms, 48312ms total) -T2244 7844:621 JLINK_ReadReg(R0) returns 0x40005400 (0000ms, 48312ms total) -T2244 7844:621 JLINK_ReadReg(R1) returns 0x00070082 (0000ms, 48312ms total) -T2244 7844:621 JLINK_ReadReg(R2) returns 0x40005400 (0000ms, 48312ms total) -T2244 7844:621 JLINK_ReadReg(R3) returns 0x00000000 (0000ms, 48312ms total) -T2244 7844:621 JLINK_ReadReg(R4) returns 0x00000000 (0000ms, 48312ms total) -T2244 7844:621 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 04 65 8D 1E returns 0x01 (0001ms, 48313ms total) -T2244 7844:624 JLINK_ReadMemEx(0x08000188, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x08000188, NumBytes: 60, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x08000188, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- CPU_ReadMem(128 bytes @ 0x08000180) -- Updating C cache (128 bytes @ 0x08000180) -- Read from C cache (60 bytes @ 0x08000188) - Data: 09 48 80 47 09 48 00 47 FE E7 FE E7 FE E7 FE E7 ... returns 0x3C (0001ms, 48314ms total) -T2244 7844:625 JLINK_ReadMemEx(0x08000188, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x08000188, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x08000188, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x08000188) - Data: 09 48 returns 0x02 (0001ms, 48315ms total) -T2244 7844:626 JLINK_ReadMemEx(0x0800018A, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x0800018A, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x0800018A, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x0800018A) - Data: 80 47 returns 0x02 (0000ms, 48315ms total) -T2244 7844:626 JLINK_ReadMemEx(0x0800018A, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x0800018A, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x0800018A, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x0800018A) - Data: 80 47 returns 0x02 (0000ms, 48315ms total) -T2244 7844:626 JLINK_ReadMemEx(0x0800018C, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x0800018C, NumBytes: 60, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x0800018C, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- Read from C cache (60 bytes @ 0x0800018C) - Data: 09 48 00 47 FE E7 FE E7 FE E7 FE E7 FE E7 FE E7 ... returns 0x3C (0000ms, 48315ms total) -T2244 7844:626 JLINK_ReadMemEx(0x0800018C, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x0800018C, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x0800018C, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x0800018C) - Data: 09 48 returns 0x02 (0000ms, 48315ms total) -T3520 7845:320 JLINK_ReadMemEx(0x08000188, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x08000188, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x08000188, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x08000188) - Data: 09 48 returns 0x02 (0001ms, 48316ms total) -T3520 7845:321 JLINK_SetBPEx(Addr = 0x0800090E, Type = 0xFFFFFFF2) returns 0x00000019 (0000ms, 48316ms total) -T3520 7845:321 JLINK_SetBPEx(Addr = 0x08000908, Type = 0xFFFFFFF2) returns 0x0000001A (0000ms, 48316ms total) -T3520 7845:321 JLINK_SetBPEx(Addr = 0x080008FC, Type = 0xFFFFFFF2) returns 0x0000001B (0000ms, 48316ms total) -T3520 7845:321 JLINK_SetBPEx(Addr = 0x08000404, Type = 0xFFFFFFF2) returns 0x0000001C (0000ms, 48316ms total) -T3520 7845:321 JLINK_SetBPEx(Addr = 0x080003EE, Type = 0xFFFFFFF2) returns 0x0000001D (0000ms, 48316ms total) -T3520 7845:321 JLINK_SetBPEx(Addr = 0x080003D6, Type = 0xFFFFFFF2) returns 0x0000001E (0000ms, 48316ms total) -T3520 7845:321 JLINK_Go() -- CPU_WriteMem(4 bytes @ 0xE0002008) -- CPU_WriteMem(4 bytes @ 0xE000200C) -- CPU_WriteMem(4 bytes @ 0xE0002010) -- CPU_WriteMem(4 bytes @ 0xE0002014) -- CPU_WriteMem(4 bytes @ 0xE0002018) -- CPU_WriteMem(4 bytes @ 0xE000201C) -- CPU_WriteMem(4 bytes @ 0xE0001004) (0003ms, 48319ms total) -T3520 7845:425 JLINK_IsHalted() returns TRUE (0003ms, 48322ms total) -T3520 7845:428 JLINK_Halt() returns 0x00 (0000ms, 48319ms total) -T3520 7845:428 JLINK_IsHalted() returns TRUE (0000ms, 48319ms total) -T3520 7845:428 JLINK_IsHalted() returns TRUE (0000ms, 48319ms total) -T3520 7845:428 JLINK_IsHalted() returns TRUE (0000ms, 48319ms total) -T3520 7845:428 JLINK_ReadReg(R15 (PC)) returns 0x080008FC (0000ms, 48319ms total) -T3520 7845:428 JLINK_ReadReg(XPSR) returns 0x21000000 (0000ms, 48319ms total) -T3520 7845:428 JLINK_ClrBPEx(BPHandle = 0x00000019) returns 0x00 (0000ms, 48319ms total) -T3520 7845:428 JLINK_ClrBPEx(BPHandle = 0x0000001A) returns 0x00 (0000ms, 48319ms total) -T3520 7845:428 JLINK_ClrBPEx(BPHandle = 0x0000001B) returns 0x00 (0000ms, 48319ms total) -T3520 7845:428 JLINK_ClrBPEx(BPHandle = 0x0000001C) returns 0x00 (0000ms, 48319ms total) -T3520 7845:428 JLINK_ClrBPEx(BPHandle = 0x0000001D) returns 0x00 (0000ms, 48319ms total) -T3520 7845:428 JLINK_ClrBPEx(BPHandle = 0x0000001E) returns 0x00 (0000ms, 48319ms total) -T3520 7845:428 JLINK_ReadMemU32(0xE000ED30, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE000ED30) - Data: 03 00 00 00 returns 0x01 (0001ms, 48320ms total) -T3520 7845:429 JLINK_ReadMemU32(0xE0001028, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001028) - Data: 00 00 00 00 returns 0x01 (0001ms, 48321ms total) -T3520 7845:430 JLINK_ReadMemU32(0xE0001038, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001038) - Data: 00 02 00 00 returns 0x01 (0000ms, 48321ms total) -T3520 7845:430 JLINK_ReadMemU32(0xE0001048, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001048) - Data: 00 00 00 00 returns 0x01 (0001ms, 48322ms total) -T3520 7845:431 JLINK_ReadMemU32(0xE0001058, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001058) - Data: 00 00 00 00 returns 0x01 (0001ms, 48323ms total) -T3520 7845:432 JLINK_ReadReg(R0) returns 0x20000078 (0000ms, 48323ms total) -T3520 7845:432 JLINK_ReadReg(R1) returns 0x20000278 (0000ms, 48323ms total) -T3520 7845:432 JLINK_ReadReg(R2) returns 0x20000278 (0000ms, 48323ms total) -T3520 7845:432 JLINK_ReadReg(R3) returns 0x20000278 (0000ms, 48323ms total) -T3520 7845:432 JLINK_ReadReg(R4) returns 0x00000000 (0000ms, 48323ms total) -T3520 7845:432 JLINK_ReadReg(R5) returns 0x20000014 (0000ms, 48323ms total) -T3520 7845:432 JLINK_ReadReg(R6) returns 0x00000000 (0000ms, 48323ms total) -T3520 7845:432 JLINK_ReadReg(R7) returns 0x00000000 (0000ms, 48323ms total) -T3520 7845:432 JLINK_ReadReg(R8) returns 0x00000000 (0000ms, 48323ms total) -T3520 7845:432 JLINK_ReadReg(R9) returns 0x20000160 (0000ms, 48323ms total) -T3520 7845:432 JLINK_ReadReg(R10) returns 0x08000934 (0000ms, 48323ms total) -T3520 7845:432 JLINK_ReadReg(R11) returns 0x00000000 (0000ms, 48323ms total) -T3520 7845:432 JLINK_ReadReg(R12) returns 0x20000054 (0000ms, 48323ms total) -T3520 7845:432 JLINK_ReadReg(R13 (SP)) returns 0x20000678 (0000ms, 48323ms total) -T3520 7845:432 JLINK_ReadReg(R14) returns 0x08000177 (0000ms, 48323ms total) -T3520 7845:432 JLINK_ReadReg(R15 (PC)) returns 0x080008FC (0000ms, 48323ms total) -T3520 7845:432 JLINK_ReadReg(XPSR) returns 0x21000000 (0000ms, 48323ms total) -T3520 7845:432 JLINK_ReadReg(MSP) returns 0x20000678 (0000ms, 48323ms total) -T3520 7845:432 JLINK_ReadReg(PSP) returns 0x20001000 (0000ms, 48323ms total) -T3520 7845:432 JLINK_ReadReg(CFBP) returns 0x00000000 (0000ms, 48323ms total) -T2244 7845:441 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 29 14 00 00 returns 0x01 (0001ms, 48324ms total) -T2244 7845:442 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48325ms total) -T2244 7845:443 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 00 00 00 00 returns 0x04 (0001ms, 48326ms total) -T2244 7845:488 JLINK_ReadMemEx(0x080008FC, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080008FC, NumBytes: 60, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080008FC, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- CPU_ReadMem(128 bytes @ 0x080008C0) -- Updating C cache (128 bytes @ 0x080008C0) -- Read from C cache (60 bytes @ 0x080008FC) - Data: FF F7 E6 FE FF F7 FC FD FF F7 2E FD 00 20 FF F7 ... returns 0x3C (0002ms, 48328ms total) -T2244 7845:490 JLINK_ReadMemEx(0x080008FC, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080008FC, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080008FC, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080008FC) - Data: FF F7 returns 0x02 (0000ms, 48328ms total) -T2244 7845:490 JLINK_ReadMemEx(0x080008FE, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080008FE, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080008FE, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080008FE) - Data: E6 FE returns 0x02 (0000ms, 48328ms total) -T3520 7846:208 JLINK_ReadMemEx(0x080008FC, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080008FC, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080008FC, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080008FC) - Data: FF F7 returns 0x02 (0001ms, 48329ms total) -T3520 7846:209 JLINK_Step() -- Read from C cache (2 bytes @ 0x080008FC) -- Read from C cache (2 bytes @ 0x080008FE) -- Simulated returns 0x00 (0001ms, 48330ms total) -T3520 7846:210 JLINK_ReadReg(R15 (PC)) returns 0x080006CC (0000ms, 48330ms total) -T3520 7846:210 JLINK_ReadReg(XPSR) returns 0x21000000 (0000ms, 48330ms total) -T3520 7846:210 JLINK_SetBPEx(Addr = 0x0800090E, Type = 0xFFFFFFF2) returns 0x0000001F (0000ms, 48330ms total) -T3520 7846:210 JLINK_SetBPEx(Addr = 0x08000908, Type = 0xFFFFFFF2) returns 0x00000020 (0000ms, 48330ms total) -T3520 7846:210 JLINK_SetBPEx(Addr = 0x080008FC, Type = 0xFFFFFFF2) returns 0x00000021 (0000ms, 48330ms total) -T3520 7846:210 JLINK_SetBPEx(Addr = 0x08000404, Type = 0xFFFFFFF2) returns 0x00000022 (0000ms, 48330ms total) -T3520 7846:210 JLINK_SetBPEx(Addr = 0x080003EE, Type = 0xFFFFFFF2) returns 0x00000023 (0000ms, 48330ms total) -T3520 7846:210 JLINK_SetBPEx(Addr = 0x080003D6, Type = 0xFFFFFFF2) returns 0x00000024 (0000ms, 48330ms total) -T3520 7846:210 JLINK_Go() -- CPU_WriteMem(4 bytes @ 0xE0001004) (0000ms, 48330ms total) -T3520 7846:312 JLINK_IsHalted() returns TRUE (0003ms, 48333ms total) -T3520 7846:315 JLINK_Halt() returns 0x00 (0000ms, 48330ms total) -T3520 7846:315 JLINK_IsHalted() returns TRUE (0000ms, 48330ms total) -T3520 7846:315 JLINK_IsHalted() returns TRUE (0000ms, 48330ms total) -T3520 7846:315 JLINK_IsHalted() returns TRUE (0000ms, 48330ms total) -T3520 7846:315 JLINK_ReadReg(R15 (PC)) returns 0x08000908 (0000ms, 48330ms total) -T3520 7846:315 JLINK_ReadReg(XPSR) returns 0x21000000 (0000ms, 48330ms total) -T3520 7846:315 JLINK_ClrBPEx(BPHandle = 0x0000001F) returns 0x00 (0000ms, 48330ms total) -T3520 7846:315 JLINK_ClrBPEx(BPHandle = 0x00000020) returns 0x00 (0000ms, 48330ms total) -T3520 7846:315 JLINK_ClrBPEx(BPHandle = 0x00000021) returns 0x00 (0000ms, 48330ms total) -T3520 7846:315 JLINK_ClrBPEx(BPHandle = 0x00000022) returns 0x00 (0000ms, 48330ms total) -T3520 7846:315 JLINK_ClrBPEx(BPHandle = 0x00000023) returns 0x00 (0000ms, 48330ms total) -T3520 7846:315 JLINK_ClrBPEx(BPHandle = 0x00000024) returns 0x00 (0001ms, 48331ms total) -T3520 7846:316 JLINK_ReadMemU32(0xE000ED30, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE000ED30) - Data: 03 00 00 00 returns 0x01 (0000ms, 48331ms total) -T3520 7846:316 JLINK_ReadMemU32(0xE0001028, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001028) - Data: 00 00 00 00 returns 0x01 (0001ms, 48332ms total) -T3520 7846:317 JLINK_ReadMemU32(0xE0001038, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001038) - Data: 00 02 00 00 returns 0x01 (0000ms, 48332ms total) -T3520 7846:317 JLINK_ReadMemU32(0xE0001048, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001048) - Data: 00 00 00 00 returns 0x01 (0001ms, 48333ms total) -T3520 7846:318 JLINK_ReadMemU32(0xE0001058, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001058) - Data: 00 00 00 00 returns 0x01 (0001ms, 48334ms total) -T3520 7846:319 JLINK_ReadReg(R0) returns 0x00002710 (0000ms, 48334ms total) -T3520 7846:319 JLINK_ReadReg(R1) returns 0xBFFF0000 (0000ms, 48334ms total) -T3520 7846:319 JLINK_ReadReg(R2) returns 0x04000021 (0000ms, 48334ms total) -T3520 7846:319 JLINK_ReadReg(R3) returns 0x1C034000 (0000ms, 48334ms total) -T3520 7846:319 JLINK_ReadReg(R4) returns 0x00000000 (0000ms, 48334ms total) -T3520 7846:319 JLINK_ReadReg(R5) returns 0x20000014 (0000ms, 48334ms total) -T3520 7846:319 JLINK_ReadReg(R6) returns 0x00000000 (0000ms, 48334ms total) -T3520 7846:319 JLINK_ReadReg(R7) returns 0x00000000 (0000ms, 48334ms total) -T3520 7846:319 JLINK_ReadReg(R8) returns 0x00000000 (0000ms, 48334ms total) -T3520 7846:319 JLINK_ReadReg(R9) returns 0x20000160 (0000ms, 48334ms total) -T3520 7846:319 JLINK_ReadReg(R10) returns 0x08000934 (0000ms, 48334ms total) -T3520 7846:319 JLINK_ReadReg(R11) returns 0x00000000 (0000ms, 48334ms total) -T3520 7846:319 JLINK_ReadReg(R12) returns 0x000000C0 (0000ms, 48334ms total) -T3520 7846:319 JLINK_ReadReg(R13 (SP)) returns 0x20000678 (0000ms, 48334ms total) -T3520 7846:319 JLINK_ReadReg(R14) returns 0x080003AD (0000ms, 48334ms total) -T3520 7846:319 JLINK_ReadReg(R15 (PC)) returns 0x08000908 (0000ms, 48334ms total) -T3520 7846:319 JLINK_ReadReg(XPSR) returns 0x21000000 (0000ms, 48334ms total) -T3520 7846:319 JLINK_ReadReg(MSP) returns 0x20000678 (0000ms, 48334ms total) -T3520 7846:319 JLINK_ReadReg(PSP) returns 0x20001000 (0000ms, 48334ms total) -T3520 7846:319 JLINK_ReadReg(CFBP) returns 0x00000000 (0000ms, 48334ms total) -T2244 7846:319 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 90 1F 00 00 returns 0x01 (0001ms, 48335ms total) -T2244 7846:320 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48336ms total) -T2244 7846:321 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0001ms, 48337ms total) -T2244 7846:353 JLINK_ReadMemEx(0x08000908, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x08000908, NumBytes: 60, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x08000908, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- CPU_ReadMem(128 bytes @ 0x08000900) -- Updating C cache (128 bytes @ 0x08000900) -- Read from C cache (60 bytes @ 0x08000908) - Data: 00 20 FF F7 53 FD 00 BF FE E7 00 00 34 09 00 08 ... returns 0x3C (0002ms, 48339ms total) -T2244 7846:355 JLINK_ReadMemEx(0x08000908, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x08000908, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x08000908, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x08000908) - Data: 00 20 returns 0x02 (0000ms, 48339ms total) -T2244 7846:355 JLINK_ReadMemEx(0x0800090A, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x0800090A, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x0800090A, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x0800090A) - Data: FF F7 returns 0x02 (0000ms, 48339ms total) -T3520 7846:976 JLINK_ReadMemEx(0x08000908, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x08000908, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x08000908, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x08000908) - Data: 00 20 returns 0x02 (0000ms, 48339ms total) -T3520 7846:976 JLINK_Step() -- Read from C cache (2 bytes @ 0x08000908) -- Simulated returns 0x00 (0001ms, 48340ms total) -T3520 7846:977 JLINK_ReadReg(R15 (PC)) returns 0x0800090A (0000ms, 48340ms total) -T3520 7846:977 JLINK_ReadReg(XPSR) returns 0x61000000 (0000ms, 48340ms total) -T3520 7846:977 JLINK_SetBPEx(Addr = 0x0800090E, Type = 0xFFFFFFF2) returns 0x00000025 (0000ms, 48340ms total) -T3520 7846:977 JLINK_SetBPEx(Addr = 0x08000908, Type = 0xFFFFFFF2) returns 0x00000026 (0000ms, 48340ms total) -T3520 7846:977 JLINK_SetBPEx(Addr = 0x080008FC, Type = 0xFFFFFFF2) returns 0x00000027 (0000ms, 48340ms total) -T3520 7846:977 JLINK_SetBPEx(Addr = 0x08000404, Type = 0xFFFFFFF2) returns 0x00000028 (0000ms, 48340ms total) -T3520 7846:977 JLINK_SetBPEx(Addr = 0x080003EE, Type = 0xFFFFFFF2) returns 0x00000029 (0000ms, 48340ms total) -T3520 7846:977 JLINK_SetBPEx(Addr = 0x080003D6, Type = 0xFFFFFFF2) returns 0x0000002A (0000ms, 48340ms total) -T3520 7846:977 JLINK_Go() -- CPU_WriteMem(4 bytes @ 0xE0001004) (0002ms, 48342ms total) -T3520 7847:079 JLINK_IsHalted() returns TRUE (0003ms, 48345ms total) -T3520 7847:082 JLINK_Halt() returns 0x00 (0000ms, 48342ms total) -T3520 7847:082 JLINK_IsHalted() returns TRUE (0000ms, 48342ms total) -T3520 7847:082 JLINK_IsHalted() returns TRUE (0000ms, 48342ms total) -T3520 7847:082 JLINK_IsHalted() returns TRUE (0000ms, 48342ms total) -T3520 7847:082 JLINK_ReadReg(R15 (PC)) returns 0x080003D6 (0000ms, 48342ms total) -T3520 7847:082 JLINK_ReadReg(XPSR) returns 0x21000000 (0000ms, 48342ms total) -T3520 7847:082 JLINK_ClrBPEx(BPHandle = 0x00000025) returns 0x00 (0000ms, 48342ms total) -T3520 7847:082 JLINK_ClrBPEx(BPHandle = 0x00000026) returns 0x00 (0000ms, 48342ms total) -T3520 7847:082 JLINK_ClrBPEx(BPHandle = 0x00000027) returns 0x00 (0000ms, 48342ms total) -T3520 7847:082 JLINK_ClrBPEx(BPHandle = 0x00000028) returns 0x00 (0000ms, 48342ms total) -T3520 7847:082 JLINK_ClrBPEx(BPHandle = 0x00000029) returns 0x00 (0000ms, 48342ms total) -T3520 7847:082 JLINK_ClrBPEx(BPHandle = 0x0000002A) returns 0x00 (0000ms, 48342ms total) -T3520 7847:082 JLINK_ReadMemU32(0xE000ED30, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE000ED30) - Data: 03 00 00 00 returns 0x01 (0001ms, 48343ms total) -T3520 7847:083 JLINK_ReadMemU32(0xE0001028, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001028) - Data: 00 00 00 00 returns 0x01 (0001ms, 48344ms total) -T3520 7847:084 JLINK_ReadMemU32(0xE0001038, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001038) - Data: 00 02 00 00 returns 0x01 (0001ms, 48345ms total) -T3520 7847:085 JLINK_ReadMemU32(0xE0001048, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001048) - Data: 00 00 00 00 returns 0x01 (0000ms, 48345ms total) -T3520 7847:085 JLINK_ReadMemU32(0xE0001058, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001058) - Data: 00 00 00 00 returns 0x01 (0001ms, 48346ms total) -T3520 7847:086 JLINK_ReadReg(R0) returns 0x00000001 (0000ms, 48346ms total) -T3520 7847:086 JLINK_ReadReg(R1) returns 0x00030001 (0000ms, 48346ms total) -T3520 7847:086 JLINK_ReadReg(R2) returns 0x40005400 (0000ms, 48346ms total) -T3520 7847:086 JLINK_ReadReg(R3) returns 0x00030000 (0000ms, 48346ms total) -T3520 7847:086 JLINK_ReadReg(R4) returns 0x00000000 (0000ms, 48346ms total) -T3520 7847:086 JLINK_ReadReg(R5) returns 0x20000014 (0000ms, 48346ms total) -T3520 7847:086 JLINK_ReadReg(R6) returns 0x00000000 (0000ms, 48346ms total) -T3520 7847:086 JLINK_ReadReg(R7) returns 0x00000000 (0000ms, 48346ms total) -T3520 7847:086 JLINK_ReadReg(R8) returns 0x00000000 (0000ms, 48346ms total) -T3520 7847:086 JLINK_ReadReg(R9) returns 0x20000160 (0000ms, 48346ms total) -T3520 7847:086 JLINK_ReadReg(R10) returns 0x08000934 (0000ms, 48346ms total) -T3520 7847:086 JLINK_ReadReg(R11) returns 0x00000000 (0000ms, 48346ms total) -T3520 7847:086 JLINK_ReadReg(R12) returns 0x000000C0 (0000ms, 48346ms total) -T3520 7847:086 JLINK_ReadReg(R13 (SP)) returns 0x20000670 (0000ms, 48346ms total) -T3520 7847:086 JLINK_ReadReg(R14) returns 0x080003D3 (0000ms, 48346ms total) -T3520 7847:086 JLINK_ReadReg(R15 (PC)) returns 0x080003D6 (0000ms, 48346ms total) -T3520 7847:086 JLINK_ReadReg(XPSR) returns 0x21000000 (0000ms, 48346ms total) -T3520 7847:086 JLINK_ReadReg(MSP) returns 0x20000670 (0000ms, 48346ms total) -T3520 7847:086 JLINK_ReadReg(PSP) returns 0x20001000 (0000ms, 48346ms total) -T3520 7847:086 JLINK_ReadReg(CFBP) returns 0x00000000 (0000ms, 48346ms total) -T2244 7847:087 JLINK_ReadMemEx(0x20000674, 0x0004 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x20000674, NumBytes: 4, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x20000674, NumBytes: 4, Alignment: 2 (Halfword-aligned) -- CPU_ReadMem(64 bytes @ 0x20000640) -- Updating C cache (64 bytes @ 0x20000640) -- Read from C cache (4 bytes @ 0x20000674) - Data: 0F 09 00 08 returns 0x04 (0002ms, 48348ms total) -T2244 7847:089 JLINK_ReadMemEx(0x20000670, 0x0004 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x20000670, NumBytes: 4, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x20000670, NumBytes: 4, Alignment: 2 (Halfword-aligned) -- Read from C cache (4 bytes @ 0x20000670) - Data: 00 00 00 00 returns 0x04 (0000ms, 48348ms total) -T2244 7847:089 JLINK_ReadMemEx(0x20000674, 0x0004 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x20000674, NumBytes: 4, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x20000674, NumBytes: 4, Alignment: 2 (Halfword-aligned) -- Read from C cache (4 bytes @ 0x20000674) - Data: 0F 09 00 08 returns 0x04 (0000ms, 48348ms total) -T2244 7847:097 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 16 2E 00 00 returns 0x01 (0001ms, 48349ms total) -T2244 7847:098 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48350ms total) -T2244 7847:099 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0001ms, 48351ms total) -T2244 7847:119 JLINK_ReadMemEx(0x080003D6, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003D6, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003D6, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- CPU_ReadMem(64 bytes @ 0x080003C0) -- Updating C cache (64 bytes @ 0x080003C0) -- Read from C cache (2 bytes @ 0x080003D6) - Data: 01 22 returns 0x02 (0002ms, 48353ms total) -T2244 7847:121 JLINK_ReadMemEx(0x080003D8, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003D8, NumBytes: 60, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003D8, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- CPU_ReadMem(64 bytes @ 0x08000400) -- Updating C cache (64 bytes @ 0x08000400) -- Read from C cache (60 bytes @ 0x080003D8) - Data: 21 21 20 48 00 F0 36 F9 00 BF 20 49 1D 48 00 F0 ... returns 0x3C (0001ms, 48354ms total) -T2244 7847:122 JLINK_ReadMemEx(0x080003D8, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003D8, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003D8, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003D8) - Data: 21 21 returns 0x02 (0000ms, 48354ms total) -T2244 7847:122 JLINK_ReadMemEx(0x080003D8, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003D8, NumBytes: 60, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003D8, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- Read from C cache (60 bytes @ 0x080003D8) - Data: 21 21 20 48 00 F0 36 F9 00 BF 20 49 1D 48 00 F0 ... returns 0x3C (0000ms, 48354ms total) -T2244 7847:122 JLINK_ReadMemEx(0x080003D8, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003D8, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003D8, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003D8) - Data: 21 21 returns 0x02 (0000ms, 48354ms total) -T2244 7847:122 JLINK_ReadMemEx(0x080003DA, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003DA, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003DA, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003DA) - Data: 20 48 returns 0x02 (0000ms, 48354ms total) -T2244 7847:122 JLINK_ReadMemEx(0x080003DA, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003DA, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003DA, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003DA) - Data: 20 48 returns 0x02 (0000ms, 48354ms total) -T2244 7847:122 JLINK_ReadMemEx(0x080003DC, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003DC, NumBytes: 60, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003DC, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- Read from C cache (60 bytes @ 0x080003DC) - Data: 00 F0 36 F9 00 BF 20 49 1D 48 00 F0 4B F8 00 28 ... returns 0x3C (0000ms, 48354ms total) -T2244 7847:122 JLINK_ReadMemEx(0x080003DC, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003DC, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003DC, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003DC) - Data: 00 F0 returns 0x02 (0000ms, 48354ms total) -T3520 7852:025 JLINK_ReadMemEx(0x080003D6, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003D6, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003D6, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003D6) - Data: 01 22 returns 0x02 (0001ms, 48355ms total) -T3520 7852:026 JLINK_Step() -- Read from C cache (2 bytes @ 0x080003D6) -- Simulated returns 0x00 (0000ms, 48355ms total) -T3520 7852:027 JLINK_ReadReg(R15 (PC)) returns 0x080003D8 (0000ms, 48356ms total) -T3520 7852:027 JLINK_ReadReg(XPSR) returns 0x21000000 (0000ms, 48356ms total) -T3520 7852:027 JLINK_SetBPEx(Addr = 0x0800090E, Type = 0xFFFFFFF2) returns 0x0000002B (0000ms, 48356ms total) -T3520 7852:027 JLINK_SetBPEx(Addr = 0x08000908, Type = 0xFFFFFFF2) returns 0x0000002C (0000ms, 48356ms total) -T3520 7852:027 JLINK_SetBPEx(Addr = 0x080008FC, Type = 0xFFFFFFF2) returns 0x0000002D (0000ms, 48356ms total) -T3520 7852:027 JLINK_SetBPEx(Addr = 0x08000404, Type = 0xFFFFFFF2) returns 0x0000002E (0000ms, 48356ms total) -T3520 7852:027 JLINK_SetBPEx(Addr = 0x080003EE, Type = 0xFFFFFFF2) returns 0x0000002F (0000ms, 48356ms total) -T3520 7852:027 JLINK_SetBPEx(Addr = 0x080003D6, Type = 0xFFFFFFF2) returns 0x00000030 (0000ms, 48356ms total) -T3520 7852:027 JLINK_Go() -- CPU_WriteMem(4 bytes @ 0xE0001004) (0001ms, 48357ms total) -T3520 7852:129 JLINK_IsHalted() returns FALSE (0000ms, 48357ms total) -T3520 7852:231 JLINK_IsHalted() returns FALSE (0000ms, 48357ms total) -T3520 7852:332 JLINK_IsHalted() returns FALSE (0000ms, 48357ms total) -T3520 7852:433 JLINK_IsHalted() returns FALSE (0000ms, 48357ms total) -T3520 7852:534 JLINK_IsHalted() returns FALSE (0000ms, 48357ms total) -T3520 7852:636 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: EF 6B 9B 02 returns 0x01 (0000ms, 48357ms total) -T2244 7852:637 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0000ms, 48357ms total) -T2244 7852:637 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0001ms, 48358ms total) -T3520 7852:655 JLINK_IsHalted() returns FALSE (0000ms, 48358ms total) -T3520 7852:756 JLINK_IsHalted() returns FALSE (0000ms, 48358ms total) -T3520 7852:858 JLINK_IsHalted() returns FALSE (0000ms, 48358ms total) -T3520 7852:959 JLINK_IsHalted() returns FALSE (0000ms, 48358ms total) -T3520 7853:060 JLINK_IsHalted() returns FALSE (0000ms, 48358ms total) -T3520 7853:162 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 9E 69 DD 04 returns 0x01 (0000ms, 48358ms total) -T2244 7853:162 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0000ms, 48358ms total) -T2244 7853:162 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0001ms, 48359ms total) -T3520 7853:168 JLINK_IsHalted() returns FALSE (0001ms, 48360ms total) -T3520 7853:269 JLINK_IsHalted() returns FALSE (0000ms, 48359ms total) -T3520 7853:370 JLINK_IsHalted() returns FALSE (0000ms, 48359ms total) -T3520 7853:471 JLINK_IsHalted() returns FALSE (0000ms, 48359ms total) -T3520 7853:571 JLINK_IsHalted() returns FALSE (0000ms, 48359ms total) -T3520 7853:673 JLINK_IsHalted() returns FALSE (0000ms, 48359ms total) -T3520 7853:774 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: C1 08 7E 07 returns 0x01 (0000ms, 48359ms total) -T2244 7853:776 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48360ms total) -T2244 7853:777 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0000ms, 48360ms total) -T3520 7853:786 JLINK_IsHalted() returns FALSE (0000ms, 48360ms total) -T3520 7853:888 JLINK_IsHalted() returns FALSE (0000ms, 48360ms total) -T3520 7853:989 JLINK_IsHalted() returns FALSE (0000ms, 48360ms total) -T3520 7854:090 JLINK_IsHalted() returns FALSE (0000ms, 48360ms total) -T3520 7854:191 JLINK_IsHalted() returns FALSE (0000ms, 48360ms total) -T3520 7854:291 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: DE A0 B6 09 returns 0x01 (0000ms, 48360ms total) -T2244 7854:294 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48361ms total) -T2244 7854:295 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0001ms, 48362ms total) -T3520 7854:301 JLINK_IsHalted() returns FALSE (0001ms, 48363ms total) -T3520 7854:403 JLINK_IsHalted() returns FALSE (0000ms, 48362ms total) -T3520 7854:504 JLINK_IsHalted() returns FALSE (0000ms, 48362ms total) -T3520 7854:605 JLINK_IsHalted() returns FALSE (0000ms, 48362ms total) -T3520 7854:706 JLINK_IsHalted() returns FALSE (0000ms, 48362ms total) -T3520 7854:807 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 35 71 ED 0B returns 0x01 (0000ms, 48362ms total) -T2244 7854:810 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48363ms total) -T2244 7854:811 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0001ms, 48364ms total) -T3520 7854:816 JLINK_IsHalted() returns FALSE (0000ms, 48364ms total) -T3520 7854:917 JLINK_IsHalted() returns FALSE (0000ms, 48364ms total) -T3520 7855:018 JLINK_IsHalted() returns FALSE (0000ms, 48364ms total) -T3520 7855:120 JLINK_IsHalted() returns FALSE (0000ms, 48364ms total) -T3520 7855:221 JLINK_IsHalted() returns FALSE (0000ms, 48364ms total) -T3520 7855:322 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 76 CF 22 0E returns 0x01 (0001ms, 48365ms total) -T2244 7855:323 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48366ms total) -T2244 7855:324 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0000ms, 48366ms total) -T3520 7855:328 JLINK_IsHalted() returns FALSE (0001ms, 48367ms total) -T3520 7855:429 JLINK_IsHalted() returns FALSE (0000ms, 48366ms total) -T3520 7855:530 JLINK_IsHalted() returns FALSE (0000ms, 48366ms total) -T2244 7855:576 JLINK_ReadMemEx(0x080003E0, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003E0, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003E0, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- CPU is running -- CPU_ReadMem(2 bytes @ 0x080003E0) - Data: 00 BF returns 0x02 (0000ms, 48366ms total) -T2244 7855:576 JLINK_ReadMemEx(0x080003E2, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003E2, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003E2, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- CPU is running -- CPU_ReadMem(2 bytes @ 0x080003E2) - Data: 20 49 returns 0x02 (0001ms, 48367ms total) -T2244 7855:577 JLINK_ReadMemEx(0x080003E2, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003E2, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003E2, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- CPU is running -- CPU_ReadMem(2 bytes @ 0x080003E2) - Data: 20 49 returns 0x02 (0000ms, 48367ms total) -T2244 7855:577 JLINK_ReadMemEx(0x080003E4, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003E4, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003E4, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- CPU is running -- CPU_ReadMem(2 bytes @ 0x080003E4) - Data: 1D 48 returns 0x02 (0001ms, 48368ms total) -T2244 7855:578 JLINK_ReadMemEx(0x080003E4, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003E4, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003E4, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- CPU is running -- CPU_ReadMem(2 bytes @ 0x080003E4) - Data: 1D 48 returns 0x02 (0001ms, 48369ms total) -T2244 7855:579 JLINK_ReadMemEx(0x080003E6, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003E6, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003E6, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- CPU is running -- CPU_ReadMem(2 bytes @ 0x080003E6) - Data: 00 F0 returns 0x02 (0000ms, 48369ms total) -T3520 7855:631 JLINK_IsHalted() returns FALSE (0000ms, 48369ms total) -T3520 7855:732 JLINK_IsHalted() returns FALSE (0000ms, 48369ms total) -T3520 7855:834 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 3E 36 55 10 returns 0x01 (0000ms, 48369ms total) -T2244 7855:835 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0000ms, 48369ms total) -T2244 7855:835 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0001ms, 48370ms total) -T3520 7855:842 JLINK_IsHalted() returns FALSE (0000ms, 48370ms total) -T3520 7855:943 JLINK_IsHalted() returns FALSE (0000ms, 48370ms total) -T3520 7856:044 JLINK_IsHalted() returns FALSE (0000ms, 48370ms total) -T3520 7856:146 JLINK_IsHalted() returns FALSE (0000ms, 48370ms total) -T3520 7856:247 JLINK_IsHalted() returns FALSE (0000ms, 48370ms total) -T3520 7856:348 JLINK_IsHalted() returns FALSE (0000ms, 48370ms total) -T3520 7856:449 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 73 B0 F8 12 returns 0x01 (0000ms, 48370ms total) -T2244 7856:449 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48371ms total) -T2244 7856:450 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0001ms, 48372ms total) -T3520 7856:455 JLINK_IsHalted() returns FALSE (0001ms, 48373ms total) -T3520 7856:556 JLINK_IsHalted() returns FALSE (0000ms, 48372ms total) -T3520 7856:657 JLINK_IsHalted() returns FALSE (0000ms, 48372ms total) -T3520 7856:758 JLINK_IsHalted() returns FALSE (0000ms, 48372ms total) -T3520 7856:860 JLINK_IsHalted() returns FALSE (0000ms, 48372ms total) -T3520 7856:962 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 42 64 2C 15 returns 0x01 (0000ms, 48372ms total) -T2244 7856:972 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48373ms total) -T2244 7856:973 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0001ms, 48374ms total) -T3520 7856:980 JLINK_IsHalted() returns FALSE (0000ms, 48374ms total) -T3520 7857:081 JLINK_IsHalted() returns FALSE (0000ms, 48374ms total) -T3520 7857:182 JLINK_IsHalted() returns FALSE (0000ms, 48374ms total) -T3520 7857:283 JLINK_IsHalted() returns FALSE (0000ms, 48374ms total) -T3520 7857:383 JLINK_IsHalted() returns FALSE (0000ms, 48374ms total) -T3520 7857:484 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 16 A1 6A 17 returns 0x01 (0001ms, 48375ms total) -T2244 7857:495 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48376ms total) -T2244 7857:496 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0001ms, 48377ms total) -T3520 7857:502 JLINK_IsHalted() returns FALSE (0000ms, 48377ms total) -T3520 7857:603 JLINK_IsHalted() returns FALSE (0000ms, 48377ms total) -T3520 7857:704 JLINK_IsHalted() returns FALSE (0000ms, 48377ms total) -T3520 7857:806 JLINK_IsHalted() returns FALSE (0000ms, 48377ms total) -T3520 7857:907 JLINK_IsHalted() returns FALSE (0000ms, 48377ms total) -T3520 7858:008 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: C8 DC A9 19 returns 0x01 (0001ms, 48378ms total) -T2244 7858:009 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48379ms total) -T2244 7858:010 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0000ms, 48379ms total) -T3520 7858:015 JLINK_IsHalted() returns FALSE (0001ms, 48380ms total) -T3520 7858:117 JLINK_IsHalted() returns FALSE (0000ms, 48379ms total) -T3520 7858:219 JLINK_IsHalted() returns FALSE (0000ms, 48379ms total) -T3520 7858:320 JLINK_IsHalted() returns FALSE (0000ms, 48379ms total) -T3520 7858:421 JLINK_IsHalted() returns FALSE (0000ms, 48379ms total) -T3520 7858:523 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: CA 54 DF 1B returns 0x01 (0000ms, 48379ms total) -T2244 7858:524 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0000ms, 48379ms total) -T2244 7858:524 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0001ms, 48380ms total) -T3520 7858:532 JLINK_IsHalted() returns FALSE (0000ms, 48380ms total) -T3520 7858:633 JLINK_IsHalted() returns FALSE (0000ms, 48380ms total) -T3520 7858:733 JLINK_IsHalted() returns FALSE (0000ms, 48380ms total) -T3520 7858:835 JLINK_IsHalted() returns FALSE (0000ms, 48380ms total) -T3520 7858:937 JLINK_IsHalted() returns FALSE (0000ms, 48380ms total) -T3520 7859:037 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: F8 18 15 1E returns 0x01 (0000ms, 48380ms total) -T2244 7859:038 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48381ms total) -T2244 7859:039 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0001ms, 48382ms total) -T3520 7859:044 JLINK_IsHalted() returns FALSE (0001ms, 48383ms total) -T3520 7859:145 JLINK_IsHalted() returns FALSE (0000ms, 48382ms total) -T3520 7859:247 JLINK_IsHalted() returns FALSE (0000ms, 48382ms total) -T3520 7859:348 JLINK_IsHalted() returns FALSE (0000ms, 48382ms total) -T3520 7859:449 JLINK_IsHalted() returns FALSE (0000ms, 48382ms total) -T3520 7859:550 JLINK_IsHalted() returns FALSE (0000ms, 48382ms total) -T3520 7859:652 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 52 10 B8 20 returns 0x01 (0000ms, 48382ms total) -T2244 7859:655 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48383ms total) -T2244 7859:656 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0001ms, 48384ms total) -T3520 7859:661 JLINK_IsHalted() returns FALSE (0000ms, 48384ms total) -T3520 7859:762 JLINK_IsHalted() returns FALSE (0000ms, 48384ms total) -T3520 7859:863 JLINK_IsHalted() returns FALSE (0000ms, 48384ms total) -T3520 7859:963 JLINK_IsHalted() returns FALSE (0000ms, 48384ms total) -T3520 7860:065 JLINK_IsHalted() returns FALSE (0000ms, 48384ms total) -T3520 7860:166 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 9C A2 EC 22 returns 0x01 (0000ms, 48384ms total) -T2244 7860:166 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0000ms, 48384ms total) -T2244 7860:166 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0001ms, 48385ms total) -T3520 7860:171 JLINK_IsHalted() returns FALSE (0000ms, 48385ms total) -T3520 7860:273 JLINK_IsHalted() returns FALSE (0000ms, 48385ms total) -T3520 7860:374 JLINK_IsHalted() returns FALSE (0000ms, 48385ms total) -T3520 7860:475 JLINK_IsHalted() returns FALSE (0001ms, 48386ms total) -T3520 7860:577 JLINK_IsHalted() returns FALSE (0000ms, 48385ms total) -T3520 7860:678 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 75 7E 1F 25 returns 0x01 (0000ms, 48385ms total) -T2244 7860:679 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48386ms total) -T2244 7860:680 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0000ms, 48386ms total) -T3520 7860:688 JLINK_IsHalted() returns FALSE (0000ms, 48386ms total) -T3520 7860:790 JLINK_IsHalted() returns FALSE (0000ms, 48386ms total) -T3520 7860:891 JLINK_IsHalted() returns FALSE (0000ms, 48386ms total) -T3520 7860:992 JLINK_IsHalted() returns FALSE (0000ms, 48386ms total) -T3520 7861:093 JLINK_IsHalted() returns FALSE (0000ms, 48386ms total) -T3520 7861:194 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 9F 0B 56 27 returns 0x01 (0000ms, 48386ms total) -T2244 7861:195 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48387ms total) -T2244 7861:196 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0001ms, 48388ms total) -T3520 7861:201 JLINK_IsHalted() returns FALSE (0001ms, 48389ms total) -T3520 7861:302 JLINK_IsHalted() returns FALSE (0000ms, 48388ms total) -T3520 7861:403 JLINK_IsHalted() returns FALSE (0000ms, 48388ms total) -T3520 7861:505 JLINK_IsHalted() returns FALSE (0000ms, 48388ms total) -T3520 7861:606 JLINK_IsHalted() returns FALSE (0000ms, 48388ms total) -T3520 7861:707 JLINK_IsHalted() returns FALSE (0000ms, 48388ms total) -T3520 7861:809 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 2E 9A F9 29 returns 0x01 (0000ms, 48388ms total) -T2244 7861:809 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48389ms total) -T2244 7861:810 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0001ms, 48390ms total) -T3520 7861:815 JLINK_IsHalted() returns FALSE (0000ms, 48390ms total) -T3520 7861:916 JLINK_IsHalted() returns FALSE (0000ms, 48390ms total) -T3520 7862:017 JLINK_IsHalted() returns FALSE (0000ms, 48390ms total) -T3520 7862:118 JLINK_IsHalted() returns FALSE (0000ms, 48390ms total) -T3520 7862:219 JLINK_IsHalted() returns FALSE (0000ms, 48390ms total) -T3520 7862:320 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 7F D7 2B 2C returns 0x01 (0001ms, 48391ms total) -T2244 7862:321 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48392ms total) -T2244 7862:322 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0001ms, 48393ms total) -T3520 7862:328 JLINK_IsHalted() returns FALSE (0000ms, 48393ms total) -T3520 7862:429 JLINK_IsHalted() returns FALSE (0000ms, 48393ms total) -T3520 7862:530 JLINK_IsHalted() returns FALSE (0000ms, 48393ms total) -T3520 7862:631 JLINK_IsHalted() returns FALSE (0000ms, 48393ms total) -T3520 7862:732 JLINK_IsHalted() returns FALSE (0000ms, 48393ms total) -T3520 7862:833 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 78 B4 5F 2E returns 0x01 (0000ms, 48393ms total) -T2244 7862:834 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0000ms, 48393ms total) -T2244 7862:835 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0000ms, 48394ms total) -T3520 7862:841 JLINK_IsHalted() returns FALSE (0000ms, 48394ms total) -T3520 7862:941 JLINK_IsHalted() returns FALSE (0001ms, 48395ms total) -T3520 7863:042 JLINK_IsHalted() returns FALSE (0000ms, 48394ms total) -T3520 7863:143 JLINK_IsHalted() returns FALSE (0000ms, 48394ms total) -T3520 7863:244 JLINK_IsHalted() returns FALSE (0000ms, 48394ms total) -T3520 7863:345 JLINK_IsHalted() returns FALSE (0000ms, 48394ms total) -T3520 7863:445 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 13 F7 FF 30 returns 0x01 (0000ms, 48394ms total) -T2244 7863:445 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0002ms, 48396ms total) -T2244 7863:447 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0000ms, 48396ms total) -T3520 7863:451 JLINK_IsHalted() returns FALSE (0001ms, 48397ms total) -T3520 7863:552 JLINK_IsHalted() returns FALSE (0000ms, 48396ms total) -T3520 7863:654 JLINK_IsHalted() returns FALSE (0000ms, 48396ms total) -T3520 7863:755 JLINK_IsHalted() returns FALSE (0000ms, 48396ms total) -T3520 7863:856 JLINK_IsHalted() returns FALSE (0000ms, 48396ms total) -T3520 7863:957 JLINK_IsHalted() returns FALSE (0000ms, 48396ms total) -T3520 7864:059 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 49 CF A1 33 returns 0x01 (0000ms, 48396ms total) -T2244 7864:061 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48397ms total) -T2244 7864:062 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0001ms, 48398ms total) -T3520 7864:072 JLINK_IsHalted() returns FALSE (0000ms, 48398ms total) -T3520 7864:173 JLINK_IsHalted() returns FALSE (0000ms, 48398ms total) -T3520 7864:274 JLINK_IsHalted() returns FALSE (0000ms, 48398ms total) -T3520 7864:375 JLINK_IsHalted() returns FALSE (0000ms, 48398ms total) -T3520 7864:475 JLINK_IsHalted() returns FALSE (0000ms, 48398ms total) -T3520 7864:576 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: EC A0 DA 35 returns 0x01 (0000ms, 48398ms total) -T2244 7864:577 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48399ms total) -T2244 7864:578 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0000ms, 48399ms total) -T3520 7864:582 JLINK_IsHalted() returns FALSE (0001ms, 48400ms total) -T3520 7864:684 JLINK_IsHalted() returns FALSE (0000ms, 48399ms total) -T3520 7864:785 JLINK_IsHalted() returns FALSE (0000ms, 48399ms total) -T3520 7864:887 JLINK_IsHalted() returns FALSE (0000ms, 48399ms total) -T3520 7864:988 JLINK_IsHalted() returns FALSE (0000ms, 48399ms total) -T3520 7865:089 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 57 7F 0D 38 returns 0x01 (0000ms, 48399ms total) -T2244 7865:091 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48400ms total) -T2244 7865:092 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0001ms, 48401ms total) -T3520 7865:098 JLINK_IsHalted() returns FALSE (0000ms, 48401ms total) -T3520 7865:199 JLINK_IsHalted() returns FALSE (0000ms, 48401ms total) -T3520 7865:300 JLINK_IsHalted() returns FALSE (0000ms, 48401ms total) -T3520 7865:400 JLINK_IsHalted() returns FALSE (0000ms, 48401ms total) -T3520 7865:502 JLINK_IsHalted() returns FALSE (0000ms, 48401ms total) -T3520 7865:603 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 66 F3 42 3A returns 0x01 (0000ms, 48401ms total) -T2244 7865:604 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48402ms total) -T2244 7865:605 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0000ms, 48402ms total) -T3520 7865:610 JLINK_IsHalted() returns FALSE (0000ms, 48402ms total) -T3520 7865:711 JLINK_Halt() returns 0x00 (0003ms, 48405ms total) -T3520 7865:714 JLINK_IsHalted() returns TRUE (0000ms, 48405ms total) -T3520 7865:714 JLINK_IsHalted() returns TRUE (0000ms, 48405ms total) -T3520 7865:714 JLINK_IsHalted() returns TRUE (0000ms, 48405ms total) -T3520 7865:714 JLINK_ReadReg(R15 (PC)) returns 0x080003EA (0000ms, 48405ms total) -T3520 7865:714 JLINK_ReadReg(XPSR) returns 0x41000000 (0000ms, 48405ms total) -T3520 7865:714 JLINK_ClrBPEx(BPHandle = 0x0000002B) returns 0x00 (0000ms, 48405ms total) -T3520 7865:714 JLINK_ClrBPEx(BPHandle = 0x0000002C) returns 0x00 (0000ms, 48405ms total) -T3520 7865:714 JLINK_ClrBPEx(BPHandle = 0x0000002D) returns 0x00 (0000ms, 48405ms total) -T3520 7865:714 JLINK_ClrBPEx(BPHandle = 0x0000002E) returns 0x00 (0000ms, 48405ms total) -T3520 7865:714 JLINK_ClrBPEx(BPHandle = 0x0000002F) returns 0x00 (0000ms, 48405ms total) -T3520 7865:714 JLINK_ClrBPEx(BPHandle = 0x00000030) returns 0x00 (0000ms, 48405ms total) -T3520 7865:714 JLINK_ReadMemU32(0xE000ED30, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE000ED30) - Data: 01 00 00 00 returns 0x01 (0001ms, 48406ms total) -T3520 7865:715 JLINK_ReadMemU32(0xE0001028, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001028) - Data: 00 00 00 00 returns 0x01 (0000ms, 48406ms total) -T3520 7865:715 JLINK_ReadMemU32(0xE0001038, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001038) - Data: 00 02 00 00 returns 0x01 (0001ms, 48407ms total) -T3520 7865:716 JLINK_ReadMemU32(0xE0001048, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001048) - Data: 00 00 00 00 returns 0x01 (0000ms, 48407ms total) -T3520 7865:716 JLINK_ReadMemU32(0xE0001058, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001058) - Data: 00 00 00 00 returns 0x01 (0001ms, 48408ms total) -T3520 7865:717 JLINK_ReadReg(R0) returns 0x00000000 (0000ms, 48408ms total) -T3520 7865:717 JLINK_ReadReg(R1) returns 0x00070082 (0000ms, 48408ms total) -T3520 7865:717 JLINK_ReadReg(R2) returns 0x40005400 (0000ms, 48408ms total) -T3520 7865:717 JLINK_ReadReg(R3) returns 0x00030000 (0000ms, 48408ms total) -T3520 7865:717 JLINK_ReadReg(R4) returns 0x00000000 (0000ms, 48408ms total) -T3520 7865:717 JLINK_ReadReg(R5) returns 0x20000014 (0000ms, 48408ms total) -T3520 7865:717 JLINK_ReadReg(R6) returns 0x00000000 (0000ms, 48408ms total) -T3520 7865:717 JLINK_ReadReg(R7) returns 0x00000000 (0000ms, 48408ms total) -T3520 7865:717 JLINK_ReadReg(R8) returns 0x00000000 (0000ms, 48408ms total) -T3520 7865:717 JLINK_ReadReg(R9) returns 0x20000160 (0000ms, 48408ms total) -T3520 7865:717 JLINK_ReadReg(R10) returns 0x08000934 (0000ms, 48408ms total) -T3520 7865:717 JLINK_ReadReg(R11) returns 0x00000000 (0000ms, 48408ms total) -T3520 7865:717 JLINK_ReadReg(R12) returns 0x000000C0 (0000ms, 48408ms total) -T3520 7865:717 JLINK_ReadReg(R13 (SP)) returns 0x20000670 (0000ms, 48408ms total) -T3520 7865:717 JLINK_ReadReg(R14) returns 0x080003EB (0000ms, 48408ms total) -T3520 7865:717 JLINK_ReadReg(R15 (PC)) returns 0x080003EA (0000ms, 48408ms total) -T3520 7865:717 JLINK_ReadReg(XPSR) returns 0x41000000 (0000ms, 48408ms total) -T3520 7865:717 JLINK_ReadReg(MSP) returns 0x20000670 (0000ms, 48408ms total) -T3520 7865:717 JLINK_ReadReg(PSP) returns 0x20001000 (0000ms, 48408ms total) -T3520 7865:717 JLINK_ReadReg(CFBP) returns 0x00000000 (0000ms, 48408ms total) -T2244 7865:719 JLINK_ReadMemEx(0x20000674, 0x0004 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x20000674, NumBytes: 4, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x20000674, NumBytes: 4, Alignment: 2 (Halfword-aligned) -- CPU_ReadMem(64 bytes @ 0x20000640) -- Updating C cache (64 bytes @ 0x20000640) -- Read from C cache (4 bytes @ 0x20000674) - Data: 0F 09 00 08 returns 0x04 (0001ms, 48409ms total) -T2244 7865:720 JLINK_ReadMemEx(0x20000670, 0x0004 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x20000670, NumBytes: 4, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x20000670, NumBytes: 4, Alignment: 2 (Halfword-aligned) -- Read from C cache (4 bytes @ 0x20000670) - Data: 00 00 00 00 returns 0x04 (0000ms, 48409ms total) -T2244 7865:721 JLINK_ReadMemEx(0x20000674, 0x0004 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x20000674, NumBytes: 4, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x20000674, NumBytes: 4, Alignment: 2 (Halfword-aligned) -- Read from C cache (4 bytes @ 0x20000674) - Data: 0F 09 00 08 returns 0x04 (0000ms, 48409ms total) -T2244 7865:721 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: E2 A0 B9 3A returns 0x01 (0001ms, 48410ms total) -T2244 7865:722 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 01 04 00 00 24 00 00 00 21 40 00 00 00 00 00 00 ... returns 0x20 (0001ms, 48411ms total) -T2244 7865:723 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 25 00 00 00 returns 0x04 (0000ms, 48411ms total) -T2244 7865:730 JLINK_ReadMemEx(0x080003EA, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003EA, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003EA, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- CPU_ReadMem(64 bytes @ 0x080003C0) -- Updating C cache (64 bytes @ 0x080003C0) -- Read from C cache (2 bytes @ 0x080003EA) - Data: 00 28 returns 0x02 (0001ms, 48412ms total) -T2244 7865:731 JLINK_ReadMemEx(0x080003EC, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003EC, NumBytes: 60, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003EC, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- CPU_ReadMem(64 bytes @ 0x08000400) -- Updating C cache (64 bytes @ 0x08000400) -- Read from C cache (60 bytes @ 0x080003EC) - Data: F9 D0 21 46 1A 48 00 F0 34 F9 00 BF 01 21 18 48 ... returns 0x3C (0001ms, 48413ms total) -T2244 7865:732 JLINK_ReadMemEx(0x080003EC, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003EC, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003EC, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003EC) - Data: F9 D0 returns 0x02 (0000ms, 48413ms total) -T2244 7865:732 JLINK_ReadMemEx(0x080003EC, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003EC, NumBytes: 60, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003EC, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- Read from C cache (60 bytes @ 0x080003EC) - Data: F9 D0 21 46 1A 48 00 F0 34 F9 00 BF 01 21 18 48 ... returns 0x3C (0000ms, 48413ms total) -T2244 7865:732 JLINK_ReadMemEx(0x080003EC, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003EC, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003EC, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003EC) - Data: F9 D0 returns 0x02 (0001ms, 48414ms total) -T2244 7865:733 JLINK_ReadMemEx(0x080003EE, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003EE, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003EE, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003EE) - Data: 21 46 returns 0x02 (0000ms, 48414ms total) -T2244 7865:733 JLINK_ReadMemEx(0x080003EE, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003EE, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003EE, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003EE) - Data: 21 46 returns 0x02 (0000ms, 48414ms total) -T2244 7865:733 JLINK_ReadMemEx(0x080003F0, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003F0, NumBytes: 60, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003F0, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- Read from C cache (60 bytes @ 0x080003F0) - Data: 1A 48 00 F0 34 F9 00 BF 01 21 18 48 00 F0 40 F8 ... returns 0x3C (0000ms, 48414ms total) -T2244 7865:733 JLINK_ReadMemEx(0x080003F0, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003F0, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003F0, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003F0) - Data: 1A 48 returns 0x02 (0000ms, 48414ms total) -T2244 7873:597 JLINK_ReadMemEx(0x080003D6, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003D6, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003D6, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003D6) - Data: 01 22 returns 0x02 (0001ms, 48415ms total) -T2244 7873:598 JLINK_ReadMemEx(0x080003D8, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003D8, NumBytes: 60, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003D8, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- Read from C cache (60 bytes @ 0x080003D8) - Data: 21 21 20 48 00 F0 36 F9 00 BF 20 49 1D 48 00 F0 ... returns 0x3C (0000ms, 48415ms total) -T2244 7873:598 JLINK_ReadMemEx(0x080003D8, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003D8, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003D8, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003D8) - Data: 21 21 returns 0x02 (0000ms, 48415ms total) -T2244 7873:598 JLINK_ReadMemEx(0x080003D8, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003D8, NumBytes: 60, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003D8, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- Read from C cache (60 bytes @ 0x080003D8) - Data: 21 21 20 48 00 F0 36 F9 00 BF 20 49 1D 48 00 F0 ... returns 0x3C (0000ms, 48415ms total) -T2244 7873:598 JLINK_ReadMemEx(0x080003D8, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003D8, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003D8, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003D8) - Data: 21 21 returns 0x02 (0000ms, 48415ms total) -T2244 7873:598 JLINK_ReadMemEx(0x080003DA, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003DA, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003DA, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003DA) - Data: 20 48 returns 0x02 (0000ms, 48415ms total) -T2244 7873:598 JLINK_ReadMemEx(0x080003DA, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003DA, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003DA, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003DA) - Data: 20 48 returns 0x02 (0000ms, 48415ms total) -T2244 7873:598 JLINK_ReadMemEx(0x080003DC, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003DC, NumBytes: 60, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003DC, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- Read from C cache (60 bytes @ 0x080003DC) - Data: 00 F0 36 F9 00 BF 20 49 1D 48 00 F0 4B F8 00 28 ... returns 0x3C (0000ms, 48415ms total) -T2244 7873:598 JLINK_ReadMemEx(0x080003DC, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003DC, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003DC, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003DC) - Data: 00 F0 returns 0x02 (0000ms, 48415ms total) -T2244 7874:221 JLINK_ReadMemEx(0x080003F0, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003F0, NumBytes: 60, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003F0, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- Read from C cache (60 bytes @ 0x080003F0) - Data: 1A 48 00 F0 34 F9 00 BF 01 21 18 48 00 F0 40 F8 ... returns 0x3C (0000ms, 48415ms total) -T2244 7874:221 JLINK_ReadMemEx(0x080003F0, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003F0, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003F0, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003F0) - Data: 1A 48 returns 0x02 (0000ms, 48415ms total) -T2244 7874:221 JLINK_ReadMemEx(0x080003F2, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003F2, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003F2, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003F2) - Data: 00 F0 returns 0x02 (0000ms, 48415ms total) -T2244 7874:221 JLINK_ReadMemEx(0x080003F2, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003F2, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003F2, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003F2) - Data: 00 F0 returns 0x02 (0000ms, 48415ms total) -T2244 7874:221 JLINK_ReadMemEx(0x080003F4, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003F4, NumBytes: 60, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003F4, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- Read from C cache (60 bytes @ 0x080003F4) - Data: 34 F9 00 BF 01 21 18 48 00 F0 40 F8 00 28 F9 D0 ... returns 0x3C (0000ms, 48415ms total) -T2244 7874:221 JLINK_ReadMemEx(0x080003F4, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003F4, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003F4, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003F4) - Data: 34 F9 returns 0x02 (0000ms, 48415ms total) -T2244 7875:805 JLINK_ReadMemEx(0x080003E0, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003E0, NumBytes: 60, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003E0, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- Read from C cache (60 bytes @ 0x080003E0) - Data: 00 BF 20 49 1D 48 00 F0 4B F8 00 28 F9 D0 21 46 ... returns 0x3C (0000ms, 48415ms total) -T2244 7875:805 JLINK_ReadMemEx(0x080003E0, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003E0, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003E0, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003E0) - Data: 00 BF returns 0x02 (0000ms, 48415ms total) -T2244 7875:805 JLINK_ReadMemEx(0x080003E2, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003E2, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003E2, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003E2) - Data: 20 49 returns 0x02 (0001ms, 48416ms total) -T2244 7875:806 JLINK_ReadMemEx(0x080003E2, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003E2, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003E2, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003E2) - Data: 20 49 returns 0x02 (0000ms, 48416ms total) -T2244 7875:806 JLINK_ReadMemEx(0x080003E4, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003E4, NumBytes: 60, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003E4, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- Read from C cache (60 bytes @ 0x080003E4) - Data: 1D 48 00 F0 4B F8 00 28 F9 D0 21 46 1A 48 00 F0 ... returns 0x3C (0000ms, 48416ms total) -T2244 7875:806 JLINK_ReadMemEx(0x080003E4, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003E4, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003E4, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003E4) - Data: 1D 48 returns 0x02 (0000ms, 48416ms total) -T2244 7875:806 JLINK_ReadMemEx(0x080003E4, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003E4, NumBytes: 60, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003E4, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- Read from C cache (60 bytes @ 0x080003E4) - Data: 1D 48 00 F0 4B F8 00 28 F9 D0 21 46 1A 48 00 F0 ... returns 0x3C (0000ms, 48416ms total) -T2244 7875:806 JLINK_ReadMemEx(0x080003E4, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003E4, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003E4, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003E4) - Data: 1D 48 returns 0x02 (0000ms, 48416ms total) -T2244 7875:806 JLINK_ReadMemEx(0x080003E6, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080003E6, NumBytes: 2, Alignment: 2 (Halfword-aligned) - ***** Mis-aligned memory read: Address: 0x080003E6, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080003E6) - Data: 00 F0 returns 0x02 (0000ms, 48416ms total) -T2244 7899:053 JLINK_Close() -- CPU_WriteMem(4 bytes @ 0xE0002008) -- CPU_WriteMem(4 bytes @ 0xE000200C) -- CPU_WriteMem(4 bytes @ 0xE0002010) -- CPU_WriteMem(4 bytes @ 0xE0002014) -- CPU_WriteMem(4 bytes @ 0xE0002018) -- CPU_WriteMem(4 bytes @ 0xE000201C) >0x80 JTAG> >0x08 JTAG> (0007ms, 48423ms total) -T2244 7899:053 (0007ms, 48423ms total) -T2244 7899:053 Closed (0007ms, 48423ms total) + aScanRead[0]=0 (0029ms, 39814ms total) +T2DCC 98179:194 JLINK_JTAG_GetDeviceID(DeviceIndex = 0) returns 0x3BA00477 (0000ms, 39814ms total) +T2DCC 98179:194 JLINK_JTAG_GetDeviceInfo(DeviceIndex = 0) returns 0x00 (0000ms, 39814ms total) +T2DCC 98179:194 JLINK_JTAG_GetDeviceID(DeviceIndex = 1) returns 0x16410041 (0000ms, 39814ms total) +T2DCC 98179:194 JLINK_JTAG_GetDeviceInfo(DeviceIndex = 1) returns 0x00 (0001ms, 39815ms total) +T2DCC 98179:195 JLINK_GetDLLVersion() returns 49000 (0000ms, 39815ms total) +T2DCC 98179:195 JLINK_CORE_GetFound() returns 0x30000FF (0000ms, 39815ms total) +T2DCC 98179:195 JLINK_GetDebugInfo(0x100) -- Value=0xE00FF003 returns 0x00 (0000ms, 39815ms total) +T2DCC 98179:195 JLINK_GetDebugInfo(0x101) returns 0xFFFFFFFF (0000ms, 39815ms total) +T2DCC 98179:195 JLINK_ReadMemEx(0xE0041FF0, 0x0010 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(16 bytes @ 0xE0041FF0) - Data: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 returns 0x10 (0001ms, 39816ms total) +T2DCC 98179:196 JLINK_GetDebugInfo(0x102) returns 0xFFFFFFFF (0000ms, 39816ms total) +T2DCC 98179:196 JLINK_GetDebugInfo(0x103) returns 0xFFFFFFFF (0000ms, 39816ms total) +T2DCC 98179:196 JLINK_ReadMemEx(0xE0040FF0, 0x0010 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(16 bytes @ 0xE0040FF0) - Data: 0D 00 00 00 90 00 00 00 05 00 00 00 B1 00 00 00 returns 0x10 (0000ms, 39816ms total) +T2DCC 98179:196 JLINK_GetDebugInfo(0x104) returns 0xFFFFFFFF (0000ms, 39816ms total) +T2DCC 98179:196 JLINK_GetDebugInfo(0x105) returns 0xFFFFFFFF (0000ms, 39816ms total) +T2DCC 98179:196 JLINK_GetDebugInfo(0x106) returns 0xFFFFFFFF (0000ms, 39816ms total) +T2DCC 98179:196 JLINK_GetDebugInfo(0x107) returns 0xFFFFFFFF (0000ms, 39816ms total) +T2DCC 98179:196 JLINK_GetDebugInfo(0x10C) returns 0xFFFFFFFF (0000ms, 39816ms total) +T2DCC 98179:196 JLINK_GetDebugInfo(0x01) returns 0xFFFFFFFF (0000ms, 39816ms total) +T2DCC 98179:196 JLINK_GetDeviceFamily() returns 3 (0000ms, 39816ms total) +T2DCC 98179:196 JLINK_ReadMemU32(0xE000ED00, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE000ED00) - Data: 31 C2 1F 41 returns 0x01 (0001ms, 39817ms total) +T2DCC 98179:197 JLINK_GetDebugInfo(0x10F) returns 0xFFFFFFFF (0000ms, 39817ms total) +T2DCC 98179:197 JLINK_SetResetType(JLINKARM_RESET_TYPE_NORMAL) returns JLINKARM_RESET_TYPE_NORMAL (0000ms, 39817ms total) +T2DCC 98179:197 JLINK_Reset() -- CPU is running -- CPU_WriteMem(4 bytes @ 0xE000EDF0) -- CPU is running -- CPU_WriteMem(4 bytes @ 0xE000EDFC) -- CPU is running -- CPU_WriteMem(4 bytes @ 0xE000ED0C) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE000EDF0) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE000EDF0) -- CPU is running -- CPU_WriteMem(4 bytes @ 0xE000EDF0) -- CPU is running -- CPU_WriteMem(4 bytes @ 0xE000EDFC) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE000EDF0) >0x80 JTAG> >0x40 JTAG> + >0x30 JTAG> >0x40 JTAG> >0x50 JTAG> >0x40 JTAG> -- CPU_WriteMem(4 bytes @ 0xE000EDFC) -- CPU_WriteMem(4 bytes @ 0xE0001028) -- CPU_WriteMem(4 bytes @ 0xE0001038) -- CPU_WriteMem(4 bytes @ 0xE0001048) -- CPU_WriteMem(4 bytes @ 0xE0001058) -- CPU_WriteMem(4 bytes @ 0xE0002000) -- CPU_ReadMem(4 bytes @ 0xE000EDFC) -- CPU_ReadMem(4 bytes @ 0xE0001000) (0028ms, 39845ms total) +T2DCC 98179:225 JLINK_ReadReg(R15 (PC)) returns 0x0800016C (0000ms, 39845ms total) +T2DCC 98179:225 JLINK_ReadReg(XPSR) returns 0x01000000 (0000ms, 39845ms total) +T2DCC 98179:225 JLINK_Halt() returns 0x00 (0000ms, 39845ms total) +T2DCC 98179:225 JLINK_ReadMemU32(0xE000EDF0, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE000EDF0) - Data: 03 00 03 00 returns 0x01 (0000ms, 39845ms total) +T2DCC 98179:225 JLINK_WriteU32(0xE000EDF0, 0xA05F0003) -- CPU_WriteMem(4 bytes @ 0xE000EDF0) returns 0x00 (0001ms, 39846ms total) +T2DCC 98179:226 JLINK_WriteU32(0xE000EDFC, 0x01000000) -- CPU_WriteMem(4 bytes @ 0xE000EDFC) returns 0x00 (0000ms, 39846ms total) +T2DCC 98179:226 JLINK_GetHWStatus(...) returns 0x00 (0001ms, 39847ms total) +T2DCC 98179:227 JLINK_GetNumBPUnits(Type = 0xFFFFFF00) returns 0x06 (0000ms, 39847ms total) +T2DCC 98179:227 JLINK_GetNumBPUnits(Type = 0xF0) returns 0x2000 (0000ms, 39847ms total) +T2DCC 98179:227 JLINK_GetNumWPUnits() returns 0x04 (0000ms, 39847ms total) +T2DCC 98179:227 JLINK_GetSpeed() returns 0x12C0 (0000ms, 39847ms total) +T2DCC 98179:227 JLINK_ReadMemU32(0xE000E004, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE000E004) - Data: 01 00 00 00 returns 0x01 (0001ms, 39848ms total) +T2DCC 98179:228 JLINK_ReadMemU32(0xE000E004, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE000E004) - Data: 01 00 00 00 returns 0x01 (0001ms, 39849ms total) +T2DCC 98179:229 JLINK_WriteMemEx(0xE0001000, 0x001C Bytes, ..., AccessWidth = 33554436) - Data: 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ... -- CPU_WriteMem(28 bytes @ 0xE0001000) returns 0x1C (0000ms, 39849ms total) +T2DCC 98179:229 JLINK_ReadReg(R15 (PC)) returns 0x0800016C (0000ms, 39849ms total) +T2DCC 98179:229 JLINK_ReadReg(XPSR) returns 0x01000000 (0000ms, 39849ms total) +T2DCC 98179:241 JLINK_ReadMemEx(0xE0001004, 0x0004 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0xE0001004, NumBytes: 4, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0xE0001004, NumBytes: 4, Alignment: 2 (Halfword-aligned) -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 00 00 00 00 returns 0x04 (0001ms, 39850ms total) +T2DCC 98179:324 JLINK_SetResetType(JLINKARM_RESET_TYPE_NORMAL) returns JLINKARM_RESET_TYPE_NORMAL (0000ms, 39850ms total) +T2DCC 98179:324 JLINK_Reset() -- CPU_WriteMem(4 bytes @ 0xE000EDF0) -- CPU_WriteMem(4 bytes @ 0xE000EDFC) -- CPU_WriteMem(4 bytes @ 0xE000ED0C) -- CPU_ReadMem(4 bytes @ 0xE000EDF0) -- CPU_ReadMem(4 bytes @ 0xE000EDF0) -- CPU_WriteMem(4 bytes @ 0xE000EDF0) -- CPU_WriteMem(4 bytes @ 0xE000EDFC) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE000EDF0) >0x80 JTAG> >0x40 JTAG> >0x30 JTAG> >0x40 JTAG> >0x50 JTAG> >0x40 JTAG> -- CPU_WriteMem(4 bytes @ 0xE000EDFC) -- CPU_WriteMem(4 bytes @ 0xE0001028) + -- CPU_WriteMem(4 bytes @ 0xE0001038) -- CPU_WriteMem(4 bytes @ 0xE0001048) -- CPU_WriteMem(4 bytes @ 0xE0001058) -- CPU_WriteMem(4 bytes @ 0xE0002000) -- CPU_ReadMem(4 bytes @ 0xE000EDFC) -- CPU_ReadMem(4 bytes @ 0xE0001000) (0026ms, 39876ms total) +T2DCC 98179:350 JLINK_ReadReg(R15 (PC)) returns 0x0800016C (0000ms, 39876ms total) +T2DCC 98179:350 JLINK_ReadReg(XPSR) returns 0x01000000 (0000ms, 39876ms total) +T2DCC 98179:351 JLINK_ReadMemEx(0x0800016C, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x0800016C, NumBytes: 60, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x0800016C, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- CPU_ReadMem(128 bytes @ 0x08000140) -- Updating C cache (128 bytes @ 0x08000140) -- Read from C cache (60 bytes @ 0x0800016C) - Data: 09 48 80 47 09 48 00 47 FE E7 FE E7 FE E7 FE E7 ... returns 0x3C (0003ms, 39879ms total) +T2DCC 98179:354 JLINK_ReadMemEx(0x0800016C, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x0800016C, NumBytes: 2, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x0800016C, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x0800016C) - Data: 09 48 returns 0x02 (0000ms, 39879ms total) +T2DCC 98179:354 JLINK_ReadMemEx(0x0800016E, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x0800016E, NumBytes: 2, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x0800016E, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x0800016E) - Data: 80 47 returns 0x02 (0000ms, 39879ms total) +T2DCC 98179:354 JLINK_ReadMemEx(0x0800016E, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x0800016E, NumBytes: 2, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x0800016E, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x0800016E) - Data: 80 47 returns 0x02 (0000ms, 39879ms total) +T2DCC 98179:354 JLINK_ReadMemEx(0x08000170, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x08000170, NumBytes: 60, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x08000170, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- Read from C cache (60 bytes @ 0x08000170) - Data: 09 48 00 47 FE E7 FE E7 FE E7 FE E7 FE E7 FE E7 ... returns 0x3C (0000ms, 39879ms total) +T2DCC 98179:354 JLINK_ReadMemEx(0x08000170, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x08000170, NumBytes: 2, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x08000170, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x08000170) - Data: 09 48 returns 0x02 (0000ms, 39879ms total) +T2DCC 98179:563 JLINK_ReadMemEx(0x40010C00, 0x000C Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(12 bytes @ 0x40010C00) - Data: 44 44 48 44 44 44 44 44 00 00 00 00 returns 0x0C (0000ms, 39879ms total) +T2DCC 98179:563 JLINK_ReadMemEx(0x40010C0C, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(4 bytes @ 0x40010C0C) - Data: 10 00 00 00 returns 0x04 (0001ms, 39880ms total) +T2DCC 98179:564 JLINK_ReadMemEx(0x40010C18, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(4 bytes @ 0x40010C18) - Data: 00 00 00 00 returns 0x04 (0000ms, 39880ms total) +T2DCC 98179:657 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ... returns 0x20 (0000ms, 39880ms total) +T2DCC 98179:657 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 00 00 00 00 returns 0x04 (0001ms, 39881ms total) +T2DCC 98182:607 JLINK_ReadMemEx(0x0800016C, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x0800016C, NumBytes: 60, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x0800016C, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- Read from C cache (60 bytes @ 0x0800016C) - Data: 09 48 80 47 09 48 00 47 FE E7 FE E7 FE E7 FE E7 ... returns 0x3C (0000ms, 39881ms total) +T2DCC 98182:607 JLINK_ReadMemEx(0x0800016C, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x0800016C, NumBytes: 2, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x0800016C, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x0800016C) - Data: 09 48 returns 0x02 (0000ms, 39881ms total) +T2DCC 98182:607 JLINK_ReadMemEx(0x0800016E, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x0800016E, NumBytes: 2, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x0800016E, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x0800016E) - Data: 80 47 returns 0x02 (0000ms, 39881ms total) +T2DCC 98182:607 JLINK_ReadMemEx(0x0800016E, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x0800016E, NumBytes: 2, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x0800016E, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x0800016E) - Data: 80 47 returns 0x02 (0000ms, 39881ms total) +T2DCC 98182:607 JLINK_ReadMemEx(0x08000170, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x08000170, NumBytes: 60, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x08000170, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- Read from C cache (60 bytes @ 0x08000170) - Data: 09 48 00 47 FE E7 FE E7 FE E7 FE E7 FE E7 FE E7 ... returns 0x3C (0001ms, 39882ms total) +T2DCC 98182:608 JLINK_ReadMemEx(0x08000170, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x08000170, NumBytes: 2, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x08000170, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x08000170) - Data: 09 48 returns 0x02 (0000ms, 39882ms total) +T2DCC 98183:201 JLINK_ReadReg(R0) returns 0x00000000 (0000ms, 39882ms total) +T2DCC 98183:201 JLINK_ReadReg(R1) returns 0x00000003 (0000ms, 39882ms total) +T2DCC 98183:201 JLINK_ReadReg(R2) returns 0x40022000 (0000ms, 39882ms total) +T2DCC 98183:201 JLINK_ReadReg(R3) returns 0x04C11DB7 (0000ms, 39882ms total) +T2DCC 98183:201 JLINK_ReadReg(R4) returns 0x00000000 (0000ms, 39882ms total) +T2DCC 98183:201 JLINK_ReadReg(R5) returns 0x00000000 (0000ms, 39882ms total) +T2DCC 98183:201 JLINK_ReadReg(R6) returns 0x00000000 (0000ms, 39882ms total) +T2DCC 98183:201 JLINK_ReadReg(R7) returns 0x00000000 (0000ms, 39882ms total) +T2DCC 98183:201 JLINK_ReadReg(R8) returns 0x00000000 (0000ms, 39882ms total) +T2DCC 98183:201 JLINK_ReadReg(R9) returns 0x20000160 (0000ms, 39882ms total) +T2DCC 98183:201 JLINK_ReadReg(R10) returns 0x00000000 (0000ms, 39882ms total) +T2DCC 98183:201 JLINK_ReadReg(R11) returns 0x00000000 (0000ms, 39882ms total) +T2DCC 98183:201 JLINK_ReadReg(R12) returns 0x00000000 (0000ms, 39882ms total) +T2DCC 98183:201 JLINK_ReadReg(R13 (SP)) returns 0x20000660 (0000ms, 39882ms total) +T2DCC 98183:201 JLINK_ReadReg(R14) returns 0xFFFFFFFF (0000ms, 39882ms total) +T2DCC 98183:201 JLINK_ReadReg(R15 (PC)) returns 0x0800016C (0000ms, 39882ms total) +T2DCC 98183:201 JLINK_ReadReg(XPSR) returns 0x01000000 (0000ms, 39882ms total) +T2DCC 98183:202 JLINK_ReadReg(MSP) returns 0x20000660 (0000ms, 39883ms total) +T2DCC 98183:202 JLINK_ReadReg(PSP) returns 0x20001000 (0000ms, 39883ms total) +T2DCC 98183:202 JLINK_ReadReg(CFBP) returns 0x00000000 (0000ms, 39883ms total) +T34A4 98183:374 JLINK_ReadMemEx(0x0800016C, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x0800016C, NumBytes: 2, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x0800016C, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x0800016C) - Data: 09 48 returns 0x02 (0001ms, 39884ms total) +T34A4 98183:375 JLINK_SetBPEx(Addr = 0x08000762, Type = 0xFFFFFFF2) returns 0x00000001 (0000ms, 39884ms total) +T34A4 98183:375 JLINK_SetBPEx(Addr = 0x080004BA, Type = 0xFFFFFFF2) returns 0x00000002 (0000ms, 39884ms total) +T34A4 98183:375 JLINK_SetBPEx(Addr = 0x08000786, Type = 0xFFFFFFF2) returns 0x00000003 (0000ms, 39884ms total) +T34A4 98183:375 JLINK_SetBPEx(Addr = 0x08000774, Type = 0xFFFFFFF2) returns 0x00000004 (0000ms, 39884ms total) +T34A4 98183:375 JLINK_Go() -- CPU_WriteMem(4 bytes @ 0xE0002008) -- CPU_WriteMem(4 bytes @ 0xE000200C) -- CPU_WriteMem(4 bytes @ 0xE0002010) -- CPU_WriteMem(4 bytes @ 0xE0002014) -- CPU_WriteMem(4 bytes @ 0xE0002018) -- CPU_WriteMem(4 bytes @ 0xE000201C) -- CPU_WriteMem(4 bytes @ 0xE0001004) (0003ms, 39887ms total) +T34A4 98183:479 JLINK_IsHalted() returns TRUE (0003ms, 39890ms total) +T34A4 98183:482 JLINK_Halt() returns 0x00 (0000ms, 39887ms total) +T34A4 98183:482 JLINK_IsHalted() returns TRUE (0000ms, 39887ms total) +T34A4 98183:482 JLINK_IsHalted() returns TRUE (0000ms, 39887ms total) +T34A4 98183:482 JLINK_IsHalted() returns TRUE (0000ms, 39887ms total) +T34A4 98183:482 JLINK_ReadReg(R15 (PC)) returns 0x08000762 (0000ms, 39887ms total) +T34A4 98183:482 JLINK_ReadReg(XPSR) returns 0x21000000 (0000ms, 39887ms total) +T34A4 98183:482 JLINK_ClrBPEx(BPHandle = 0x00000001) returns 0x00 (0000ms, 39887ms total) +T34A4 98183:482 JLINK_ClrBPEx(BPHandle = 0x00000002) returns 0x00 (0000ms, 39887ms total) +T34A4 98183:482 JLINK_ClrBPEx(BPHandle = 0x00000003) returns 0x00 (0000ms, 39887ms total) +T34A4 98183:482 JLINK_ClrBPEx(BPHandle = 0x00000004) returns 0x00 (0000ms, 39887ms total) +T34A4 98183:482 JLINK_ReadMemU32(0xE000ED30, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE000ED30) - Data: 03 00 00 00 returns 0x01 (0001ms, 39888ms total) +T34A4 98183:483 JLINK_ReadMemU32(0xE0001028, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001028) - Data: 00 00 00 00 returns 0x01 (0000ms, 39888ms total) +T34A4 98183:483 JLINK_ReadMemU32(0xE0001038, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001038) - Data: 00 02 00 00 returns 0x01 (0001ms, 39889ms total) +T34A4 98183:484 JLINK_ReadMemU32(0xE0001048, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001048) - Data: 00 00 00 00 returns 0x01 (0000ms, 39889ms total) +T34A4 98183:484 JLINK_ReadMemU32(0xE0001058, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001058) - Data: 00 00 00 00 returns 0x01 (0001ms, 39890ms total) +T34A4 98183:485 JLINK_ReadReg(R0) returns 0x20000060 (0000ms, 39890ms total) +T34A4 98183:485 JLINK_ReadReg(R1) returns 0x20000260 (0000ms, 39890ms total) +T34A4 98183:485 JLINK_ReadReg(R2) returns 0x20000260 (0000ms, 39890ms total) +T34A4 98183:485 JLINK_ReadReg(R3) returns 0x20000260 (0000ms, 39890ms total) +T34A4 98183:485 JLINK_ReadReg(R4) returns 0x00000000 (0000ms, 39890ms total) +T34A4 98183:485 JLINK_ReadReg(R5) returns 0x20000000 (0000ms, 39890ms total) +T34A4 98183:485 JLINK_ReadReg(R6) returns 0x00000000 (0000ms, 39890ms total) +T34A4 98183:485 JLINK_ReadReg(R7) returns 0x00000000 (0000ms, 39890ms total) +T34A4 98183:485 JLINK_ReadReg(R8) returns 0x00000000 (0000ms, 39890ms total) +T34A4 98183:485 JLINK_ReadReg(R9) returns 0x20000160 (0000ms, 39890ms total) +T34A4 98183:485 JLINK_ReadReg(R10) returns 0x0800079C (0000ms, 39890ms total) +T34A4 98183:485 JLINK_ReadReg(R11) returns 0x00000000 (0000ms, 39890ms total) +T34A4 98183:485 JLINK_ReadReg(R12) returns 0x20000040 (0000ms, 39890ms total) +T34A4 98183:485 JLINK_ReadReg(R13 (SP)) returns 0x20000660 (0000ms, 39890ms total) +T34A4 98183:485 JLINK_ReadReg(R14) returns 0x0800015B (0000ms, 39890ms total) +T34A4 98183:485 JLINK_ReadReg(R15 (PC)) returns 0x08000762 (0000ms, 39890ms total) +T34A4 98183:485 JLINK_ReadReg(XPSR) returns 0x21000000 (0000ms, 39890ms total) +T34A4 98183:485 JLINK_ReadReg(MSP) returns 0x20000660 (0000ms, 39890ms total) +T34A4 98183:485 JLINK_ReadReg(PSP) returns 0x20001000 (0000ms, 39890ms total) +T34A4 98183:485 JLINK_ReadReg(CFBP) returns 0x00000000 (0000ms, 39890ms total) +T2DCC 98183:486 JLINK_ReadMemEx(0x20000658, 0x0001 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x20000658, NumBytes: 1, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x20000658, NumBytes: 1, Alignment: 2 (Halfword-aligned) -- CPU_ReadMem(64 bytes @ 0x20000640) -- Updating C cache (64 bytes @ 0x20000640) -- Read from C cache (1 bytes @ 0x20000658) - Data: 00 returns 0x01 (0001ms, 39891ms total) +T2DCC 98183:489 JLINK_ReadMemEx(0x20000658, 0x0001 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x20000658, NumBytes: 1, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x20000658, NumBytes: 1, Alignment: 2 (Halfword-aligned) -- Read from C cache (1 bytes @ 0x20000658) - Data: 00 returns 0x01 (0000ms, 39891ms total) +T2DCC 98183:489 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 7D 13 00 00 returns 0x01 (0001ms, 39892ms total) +T2DCC 98183:490 JLINK_ReadMemEx(0x40010C00, 0x000C Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(12 bytes @ 0x40010C00) - Data: 44 44 48 44 44 44 44 44 00 00 00 00 returns 0x0C (0001ms, 39893ms total) +T2DCC 98183:491 JLINK_ReadMemEx(0x40010C0C, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(4 bytes @ 0x40010C0C) - Data: 10 00 00 00 returns 0x04 (0001ms, 39894ms total) +T2DCC 98183:492 JLINK_ReadMemEx(0x40010C18, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(4 bytes @ 0x40010C18) - Data: 00 00 00 00 returns 0x04 (0000ms, 39894ms total) +T2DCC 98183:499 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ... returns 0x20 (0001ms, 39895ms total) +T2DCC 98183:500 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 00 00 00 00 returns 0x04 (0000ms, 39895ms total) +T34A4 98186:599 JLINK_ReadMemEx(0x08000762, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x08000762, NumBytes: 2, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x08000762, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- CPU_ReadMem(64 bytes @ 0x08000740) -- Updating C cache (64 bytes @ 0x08000740) -- Read from C cache (2 bytes @ 0x08000762) - Data: 08 B5 returns 0x02 (0001ms, 39896ms total) +T34A4 98186:600 JLINK_SetBPEx(Addr = 0x080004BA, Type = 0xFFFFFFF2) returns 0x00000005 (0000ms, 39896ms total) +T34A4 98186:600 JLINK_SetBPEx(Addr = 0x08000786, Type = 0xFFFFFFF2) returns 0x00000006 (0000ms, 39896ms total) +T34A4 98186:600 JLINK_SetBPEx(Addr = 0x08000774, Type = 0xFFFFFFF2) returns 0x00000007 (0000ms, 39896ms total) +T34A4 98186:600 JLINK_Go() -- CPU_WriteMem(4 bytes @ 0xE0002008) -- CPU_WriteMem(4 bytes @ 0xE000200C) -- CPU_WriteMem(4 bytes @ 0xE0002010) -- CPU_WriteMem(4 bytes @ 0xE0002014) (0003ms, 39899ms total) +T34A4 98186:704 JLINK_IsHalted() returns TRUE (0003ms, 39902ms total) +T34A4 98186:707 JLINK_Halt() returns 0x00 (0000ms, 39899ms total) +T34A4 98186:707 JLINK_IsHalted() returns TRUE (0000ms, 39899ms total) +T34A4 98186:707 JLINK_IsHalted() returns TRUE (0000ms, 39899ms total) +T34A4 98186:707 JLINK_IsHalted() returns TRUE (0000ms, 39899ms total) +T34A4 98186:707 JLINK_ReadReg(R15 (PC)) returns 0x08000774 (0000ms, 39899ms total) +T34A4 98186:707 JLINK_ReadReg(XPSR) returns 0x01000000 (0000ms, 39899ms total) +T34A4 98186:707 JLINK_ClrBPEx(BPHandle = 0x00000005) returns 0x00 (0000ms, 39899ms total) +T34A4 98186:707 JLINK_ClrBPEx(BPHandle = 0x00000006) returns 0x00 (0000ms, 39899ms total) +T34A4 98186:707 JLINK_ClrBPEx(BPHandle = 0x00000007) returns 0x00 (0000ms, 39899ms total) +T34A4 98186:707 JLINK_ReadMemU32(0xE000ED30, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE000ED30) - Data: 03 00 00 00 returns 0x01 (0001ms, 39900ms total) +T34A4 98186:708 JLINK_ReadMemU32(0xE0001028, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001028) - Data: 00 00 00 00 returns 0x01 (0000ms, 39900ms total) +T34A4 98186:708 JLINK_ReadMemU32(0xE0001038, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001038) - Data: 00 02 00 00 returns 0x01 (0001ms, 39901ms total) +T34A4 98186:709 JLINK_ReadMemU32(0xE0001048, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001048) - Data: 00 00 00 00 returns 0x01 (0001ms, 39902ms total) +T34A4 98186:710 JLINK_ReadMemU32(0xE0001058, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001058) - Data: 00 00 00 00 returns 0x01 (0000ms, 39902ms total) +T34A4 98186:710 JLINK_ReadReg(R0) returns 0x40010C00 (0000ms, 39902ms total) +T34A4 98186:710 JLINK_ReadReg(R1) returns 0x00000040 (0001ms, 39903ms total) +T34A4 98186:711 JLINK_ReadReg(R2) returns 0x40010C00 (0000ms, 39903ms total) +T34A4 98186:711 JLINK_ReadReg(R3) returns 0x10030080 (0000ms, 39903ms total) +T34A4 98186:711 JLINK_ReadReg(R4) returns 0x00000000 (0000ms, 39903ms total) +T34A4 98186:711 JLINK_ReadReg(R5) returns 0x20000000 (0000ms, 39903ms total) +T34A4 98186:711 JLINK_ReadReg(R6) returns 0x00000000 (0000ms, 39903ms total) +T34A4 98186:711 JLINK_ReadReg(R7) returns 0x00000000 (0000ms, 39903ms total) +T34A4 98186:711 JLINK_ReadReg(R8) returns 0x00000000 (0000ms, 39903ms total) +T34A4 98186:711 JLINK_ReadReg(R9) returns 0x20000160 (0000ms, 39903ms total) +T34A4 98186:711 JLINK_ReadReg(R10) returns 0x0800079C (0000ms, 39903ms total) +T34A4 98186:711 JLINK_ReadReg(R11) returns 0x00000000 (0000ms, 39903ms total) +T34A4 98186:711 JLINK_ReadReg(R12) returns 0x00000080 (0000ms, 39903ms total) +T34A4 98186:711 JLINK_ReadReg(R13 (SP)) returns 0x20000658 (0000ms, 39903ms total) +T34A4 98186:711 JLINK_ReadReg(R14) returns 0x080003DB (0000ms, 39903ms total) +T34A4 98186:711 JLINK_ReadReg(R15 (PC)) returns 0x08000774 (0000ms, 39903ms total) +T34A4 98186:711 JLINK_ReadReg(XPSR) returns 0x01000000 (0000ms, 39903ms total) +T34A4 98186:711 JLINK_ReadReg(MSP) returns 0x20000658 (0000ms, 39903ms total) +T34A4 98186:711 JLINK_ReadReg(PSP) returns 0x20001000 (0000ms, 39903ms total) +T34A4 98186:711 JLINK_ReadReg(CFBP) returns 0x00000000 (0000ms, 39903ms total) +T2DCC 98186:711 JLINK_ReadMemEx(0x2000065C, 0x0004 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x2000065C, NumBytes: 4, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x2000065C, NumBytes: 4, Alignment: 2 (Halfword-aligned) -- CPU_ReadMem(64 bytes @ 0x20000640) -- Updating C cache (64 bytes @ 0x20000640) -- Read from C cache (4 bytes @ 0x2000065C) - Data: 5B 01 00 08 returns 0x04 (0001ms, 39904ms total) +T2DCC 98186:712 JLINK_ReadMemEx(0x20000658, 0x0001 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x20000658, NumBytes: 1, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x20000658, NumBytes: 1, Alignment: 2 (Halfword-aligned) -- Read from C cache (1 bytes @ 0x20000658) - Data: 60 returns 0x01 (0000ms, 39904ms total) +T2DCC 98186:713 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: F1 1E 00 00 returns 0x01 (0001ms, 39905ms total) +T2DCC 98186:714 JLINK_ReadMemEx(0x40010C00, 0x000C Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(12 bytes @ 0x40010C00) - Data: 44 44 48 33 44 44 44 44 D1 FF 00 00 returns 0x0C (0001ms, 39906ms total) +T2DCC 98186:715 JLINK_ReadMemEx(0x40010C0C, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(4 bytes @ 0x40010C0C) - Data: D0 00 00 00 returns 0x04 (0001ms, 39907ms total) +T2DCC 98186:716 JLINK_ReadMemEx(0x40010C18, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(4 bytes @ 0x40010C18) - Data: 00 00 00 00 returns 0x04 (0000ms, 39907ms total) +T2DCC 98186:747 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ... returns 0x20 (0001ms, 39908ms total) +T2DCC 98186:748 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 00 00 00 00 returns 0x04 (0001ms, 39909ms total) +T2DCC 98186:753 JLINK_ReadMemEx(0x08000774, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x08000774, NumBytes: 60, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x08000774, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- CPU_ReadMem(128 bytes @ 0x08000740) -- Updating C cache (128 bytes @ 0x08000740) -- Read from C cache (60 bytes @ 0x08000774) - Data: 00 20 FF F7 7B FE 00 90 9D F8 00 00 40 1C C0 B2 ... returns 0x3C (0002ms, 39911ms total) +T2DCC 98186:755 JLINK_ReadMemEx(0x08000774, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x08000774, NumBytes: 2, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x08000774, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x08000774) - Data: 00 20 returns 0x02 (0000ms, 39911ms total) +T2DCC 98186:755 JLINK_ReadMemEx(0x08000776, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x08000776, NumBytes: 2, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x08000776, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x08000776) - Data: FF F7 returns 0x02 (0000ms, 39911ms total) +T34A4 98198:004 JLINK_ReadMemEx(0x08000774, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x08000774, NumBytes: 2, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x08000774, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x08000774) - Data: 00 20 returns 0x02 (0004ms, 39915ms total) +T34A4 98198:008 JLINK_Step() -- Read from C cache (2 bytes @ 0x08000774) -- Simulated returns 0x00 (0000ms, 39915ms total) +T34A4 98198:008 JLINK_ReadReg(R15 (PC)) returns 0x08000776 (0000ms, 39915ms total) +T34A4 98198:008 JLINK_ReadReg(XPSR) returns 0x41000000 (0000ms, 39915ms total) +T34A4 98198:008 JLINK_SetBPEx(Addr = 0x080004BA, Type = 0xFFFFFFF2) returns 0x00000008 (0000ms, 39915ms total) +T34A4 98198:008 JLINK_SetBPEx(Addr = 0x08000786, Type = 0xFFFFFFF2) returns 0x00000009 (0000ms, 39915ms total) +T34A4 98198:008 JLINK_SetBPEx(Addr = 0x08000774, Type = 0xFFFFFFF2) returns 0x0000000A (0000ms, 39915ms total) +T34A4 98198:008 JLINK_Go() -- CPU_WriteMem(4 bytes @ 0xE0001004) (0002ms, 39917ms total) +T34A4 98198:111 JLINK_IsHalted() returns TRUE (0003ms, 39920ms total) +T34A4 98198:114 JLINK_Halt() returns 0x00 (0000ms, 39917ms total) +T34A4 98198:114 JLINK_IsHalted() returns TRUE (0000ms, 39917ms total) +T34A4 98198:114 JLINK_IsHalted() returns TRUE (0000ms, 39917ms total) +T34A4 98198:114 JLINK_IsHalted() returns TRUE (0000ms, 39917ms total) +T34A4 98198:114 JLINK_ReadReg(R15 (PC)) returns 0x080004BA (0000ms, 39917ms total) +T34A4 98198:114 JLINK_ReadReg(XPSR) returns 0x61000000 (0000ms, 39917ms total) +T34A4 98198:114 JLINK_ClrBPEx(BPHandle = 0x00000008) returns 0x00 (0000ms, 39917ms total) +T34A4 98198:114 JLINK_ClrBPEx(BPHandle = 0x00000009) returns 0x00 (0000ms, 39917ms total) +T34A4 98198:114 JLINK_ClrBPEx(BPHandle = 0x0000000A) returns 0x00 (0000ms, 39917ms total) +T34A4 98198:114 JLINK_ReadMemU32(0xE000ED30, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE000ED30) - Data: 03 00 00 00 returns 0x01 (0001ms, 39918ms total) +T34A4 98198:115 JLINK_ReadMemU32(0xE0001028, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001028) - Data: 00 00 00 00 returns 0x01 (0000ms, 39918ms total) +T34A4 98198:115 JLINK_ReadMemU32(0xE0001038, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001038) - Data: 00 02 00 00 returns 0x01 (0001ms, 39919ms total) +T34A4 98198:116 JLINK_ReadMemU32(0xE0001048, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001048) - Data: 00 00 00 00 returns 0x01 (0001ms, 39920ms total) +T34A4 98198:117 JLINK_ReadMemU32(0xE0001058, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001058) - Data: 00 00 00 00 returns 0x01 (0000ms, 39920ms total) +T34A4 98198:117 JLINK_ReadReg(R0) returns 0x00000002 (0000ms, 39920ms total) +T34A4 98198:117 JLINK_ReadReg(R1) returns 0x00000032 (0000ms, 39920ms total) +T34A4 98198:117 JLINK_ReadReg(R2) returns 0x00000032 (0000ms, 39920ms total) +T34A4 98198:117 JLINK_ReadReg(R3) returns 0x10030080 (0000ms, 39920ms total) +T34A4 98198:117 JLINK_ReadReg(R4) returns 0x00000000 (0000ms, 39920ms total) +T34A4 98198:117 JLINK_ReadReg(R5) returns 0x000000FF (0000ms, 39920ms total) +T34A4 98198:117 JLINK_ReadReg(R6) returns 0x00000000 (0000ms, 39920ms total) +T34A4 98198:117 JLINK_ReadReg(R7) returns 0x00000000 (0000ms, 39920ms total) +T34A4 98198:117 JLINK_ReadReg(R8) returns 0x00000000 (0000ms, 39920ms total) +T34A4 98198:117 JLINK_ReadReg(R9) returns 0x20000160 (0000ms, 39920ms total) +T34A4 98198:117 JLINK_ReadReg(R10) returns 0x0800079C (0000ms, 39920ms total) +T34A4 98198:117 JLINK_ReadReg(R11) returns 0x00000000 (0000ms, 39920ms total) +T34A4 98198:117 JLINK_ReadReg(R12) returns 0x00000080 (0000ms, 39920ms total) +T34A4 98198:117 JLINK_ReadReg(R13 (SP)) returns 0x20000648 (0001ms, 39921ms total) +T34A4 98198:118 JLINK_ReadReg(R14) returns 0x08000569 (0000ms, 39921ms total) +T34A4 98198:118 JLINK_ReadReg(R15 (PC)) returns 0x080004BA (0000ms, 39921ms total) +T34A4 98198:118 JLINK_ReadReg(XPSR) returns 0x61000000 (0000ms, 39921ms total) +T34A4 98198:118 JLINK_ReadReg(MSP) returns 0x20000648 (0000ms, 39921ms total) +T34A4 98198:118 JLINK_ReadReg(PSP) returns 0x20001000 (0000ms, 39921ms total) +T34A4 98198:118 JLINK_ReadReg(CFBP) returns 0x00000000 (0000ms, 39921ms total) +T2DCC 98198:124 JLINK_ReadMemEx(0x20000654, 0x0004 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x20000654, NumBytes: 4, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x20000654, NumBytes: 4, Alignment: 2 (Halfword-aligned) -- CPU_ReadMem(64 bytes @ 0x20000640) -- Updating C cache (64 bytes @ 0x20000640) -- Read from C cache (4 bytes @ 0x20000654) - Data: 7B 07 00 08 returns 0x04 (0001ms, 39922ms total) +T2DCC 98198:125 JLINK_ReadMemEx(0x20000648, 0x0004 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x20000648, NumBytes: 4, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x20000648, NumBytes: 4, Alignment: 2 (Halfword-aligned) -- Read from C cache (4 bytes @ 0x20000648) - Data: 00 00 00 00 returns 0x04 (0000ms, 39922ms total) +T2DCC 98198:125 JLINK_ReadMemEx(0x2000064C, 0x0004 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x2000064C, NumBytes: 4, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x2000064C, NumBytes: 4, Alignment: 2 (Halfword-aligned) -- Read from C cache (4 bytes @ 0x2000064C) - Data: 00 00 00 20 returns 0x04 (0000ms, 39922ms total) +T2DCC 98198:125 JLINK_ReadMemEx(0x20000650, 0x0004 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x20000650, NumBytes: 4, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x20000650, NumBytes: 4, Alignment: 2 (Halfword-aligned) -- Read from C cache (4 bytes @ 0x20000650) - Data: 00 00 00 00 returns 0x04 (0000ms, 39922ms total) +T2DCC 98198:125 JLINK_ReadMemEx(0x20000654, 0x0004 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x20000654, NumBytes: 4, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x20000654, NumBytes: 4, Alignment: 2 (Halfword-aligned) -- Read from C cache (4 bytes @ 0x20000654) - Data: 7B 07 00 08 returns 0x04 (0000ms, 39922ms total) +T2DCC 98198:125 JLINK_ReadMemEx(0x2000065C, 0x0004 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x2000065C, NumBytes: 4, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x2000065C, NumBytes: 4, Alignment: 2 (Halfword-aligned) -- Read from C cache (4 bytes @ 0x2000065C) - Data: 5B 01 00 08 returns 0x04 (0000ms, 39922ms total) +T2DCC 98198:134 JLINK_ReadMemEx(0x20000658, 0x0001 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x20000658, NumBytes: 1, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x20000658, NumBytes: 1, Alignment: 2 (Halfword-aligned) -- Read from C cache (1 bytes @ 0x20000658) - Data: 60 returns 0x01 (0000ms, 39922ms total) +T2DCC 98198:134 JLINK_ReadMemU32(0xE0001004, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE0001004) - Data: 08 21 02 00 returns 0x01 (0002ms, 39924ms total) +T2DCC 98198:136 JLINK_ReadMemEx(0x40010C00, 0x000C Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(12 bytes @ 0x40010C00) - Data: 44 44 48 33 44 44 44 44 D1 FF 00 00 returns 0x0C (0000ms, 39924ms total) +T2DCC 98198:136 JLINK_ReadMemEx(0x40010C0C, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(4 bytes @ 0x40010C0C) - Data: D0 00 00 00 returns 0x04 (0001ms, 39925ms total) +T2DCC 98198:137 JLINK_ReadMemEx(0x40010C18, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(4 bytes @ 0x40010C18) - Data: 00 00 00 00 returns 0x04 (0000ms, 39925ms total) +T2DCC 98198:143 JLINK_ReadMemEx(0x40005400, 0x0020 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(32 bytes @ 0x40005400) - Data: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ... returns 0x20 (0000ms, 39925ms total) +T2DCC 98198:143 JLINK_ReadMemEx(0x40005420, 0x0004 Bytes, ..., AccessWidth = 33554436) -- CPU_ReadMem(4 bytes @ 0x40005420) - Data: 00 00 00 00 returns 0x04 (0001ms, 39926ms total) +T2DCC 98198:148 JLINK_ReadMemEx(0x080004BA, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080004BA, NumBytes: 2, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x080004BA, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- CPU_ReadMem(64 bytes @ 0x08000480) -- Updating C cache (64 bytes @ 0x08000480) -- Read from C cache (2 bytes @ 0x080004BA) - Data: 28 46 returns 0x02 (0000ms, 39926ms total) +T2DCC 98198:148 JLINK_ReadMemEx(0x080004BC, 0x003C Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080004BC, NumBytes: 60, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x080004BC, NumBytes: 60, Alignment: 2 (Halfword-aligned) -- CPU_ReadMem(64 bytes @ 0x080004C0) -- Updating C cache (64 bytes @ 0x080004C0) -- Read from C cache (60 bytes @ 0x080004BC) - Data: 70 BD 00 00 08 B5 80 20 AD F8 00 00 03 20 8D F8 ... returns 0x3C (0001ms, 39927ms total) +T2DCC 98198:149 JLINK_ReadMemEx(0x080004BC, 0x0002 Bytes, ..., AccessWidth = 33554432)Mis-aligned memory read: Address: 0x080004BC, NumBytes: 2, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory read: Address: 0x080004BC, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- Read from C cache (2 bytes @ 0x080004BC) - Data: 70 BD returns 0x02 (0001ms, 39928ms total) +T2DCC 98303:975 JLINK_Close() -- CPU_WriteMem(4 bytes @ 0xE0002008) -- CPU_WriteMem(4 bytes @ 0xE000200C) -- CPU_WriteMem(4 bytes @ 0xE0002010) >0x80 JTAG> >0x08 JTAG> (0006ms, 39934ms total) +T2DCC 98303:975 (0006ms, 39934ms total) +T2DCC 98303:975 Closed (0006ms, 39934ms total) diff --git a/cmos/gc0307/stm32/Listings/gc0307.map b/cmos/gc0307/stm32/Listings/gc0307.map index 3d4a992..8d65883 100644 --- a/cmos/gc0307/stm32/Listings/gc0307.map +++ b/cmos/gc0307/stm32/Listings/gc0307.map @@ -19,9 +19,9 @@ Section Cross References main.o(i.I2C_GPIO_Config) refers to stm32f10x_gpio.o(i.GPIO_Init) for GPIO_Init main.o(i.RCC_Configuration) refers to system_stm32f10x.o(i.SystemInit) for SystemInit main.o(i.main) refers to main.o(i.RCC_Configuration) for RCC_Configuration - main.o(i.main) refers to main.o(i.I2C_GPIO_Config) for I2C_GPIO_Config - main.o(i.main) refers to main.o(i.I2C1_Init) for I2C1_Init - main.o(i.main) refers to main.o(i.I2C1_Read) for I2C1_Read + main.o(i.main) refers to stm32f10x_rcc.o(i.RCC_APB2PeriphClockCmd) for RCC_APB2PeriphClockCmd + main.o(i.main) refers to sccb.o(i.SCCB_Init) for SCCB_Init + main.o(i.main) refers to sccb.o(i.SCCB_RD_Reg) for SCCB_RD_Reg i2c_ee.o(i.GPIO_Configuration) refers to stm32f10x_gpio.o(i.GPIO_Init) for GPIO_Init i2c_ee.o(i.I2C_Configuration) refers to stm32f10x_i2c.o(i.I2C_Cmd) for I2C_Cmd i2c_ee.o(i.I2C_Configuration) refers to stm32f10x_i2c.o(i.I2C_Init) for I2C_Init @@ -60,10 +60,50 @@ Section Cross References i2c_ee.o(i.I2C_EE_WaitEepromStandbyState) refers to stm32f10x_i2c.o(i.I2C_ClearFlag) for I2C_ClearFlag i2c_ee.o(i.I2C_EE_WaitEepromStandbyState) refers to stm32f10x_i2c.o(i.I2C_GenerateSTOP) for I2C_GenerateSTOP i2c_ee.o(i.I2C_EE_WaitEepromStandbyState) refers to i2c_ee.o(.data) for EEPROM_ADDRESS + sccb.o(i.SCCB_Init) refers to stm32f10x_gpio.o(i.GPIO_Init) for GPIO_Init + sccb.o(i.SCCB_Init) refers to sccb.o(i.SCCB_SDA_OUT) for SCCB_SDA_OUT + sccb.o(i.SCCB_Init) refers to stm32f10x_gpio.o(i.GPIO_SetBits) for GPIO_SetBits + sccb.o(i.SCCB_No_Ack) refers to sccb.o(i.delay_us) for delay_us + sccb.o(i.SCCB_No_Ack) refers to stm32f10x_gpio.o(i.GPIO_SetBits) for GPIO_SetBits + sccb.o(i.SCCB_No_Ack) refers to stm32f10x_gpio.o(i.GPIO_ResetBits) for GPIO_ResetBits + sccb.o(i.SCCB_RD_Byte) refers to sccb.o(i.SCCB_SDA_IN) for SCCB_SDA_IN + sccb.o(i.SCCB_RD_Byte) refers to sccb.o(i.delay_us) for delay_us + sccb.o(i.SCCB_RD_Byte) refers to stm32f10x_gpio.o(i.GPIO_SetBits) for GPIO_SetBits + sccb.o(i.SCCB_RD_Byte) refers to stm32f10x_gpio.o(i.GPIO_ReadInputDataBit) for GPIO_ReadInputDataBit + sccb.o(i.SCCB_RD_Byte) refers to stm32f10x_gpio.o(i.GPIO_ResetBits) for GPIO_ResetBits + sccb.o(i.SCCB_RD_Byte) refers to sccb.o(i.SCCB_SDA_OUT) for SCCB_SDA_OUT + sccb.o(i.SCCB_RD_Reg) refers to sccb.o(i.SCCB_Start) for SCCB_Start + sccb.o(i.SCCB_RD_Reg) refers to sccb.o(i.SCCB_WR_Byte) for SCCB_WR_Byte + sccb.o(i.SCCB_RD_Reg) refers to sccb.o(i.delay_us) for delay_us + sccb.o(i.SCCB_RD_Reg) refers to sccb.o(i.SCCB_Stop) for SCCB_Stop + sccb.o(i.SCCB_RD_Reg) refers to sccb.o(i.SCCB_RD_Byte) for SCCB_RD_Byte + sccb.o(i.SCCB_RD_Reg) refers to sccb.o(i.SCCB_No_Ack) for SCCB_No_Ack + sccb.o(i.SCCB_SDA_IN) refers to stm32f10x_gpio.o(i.GPIO_Init) for GPIO_Init + sccb.o(i.SCCB_SDA_OUT) refers to stm32f10x_gpio.o(i.GPIO_Init) for GPIO_Init + sccb.o(i.SCCB_Start) refers to stm32f10x_gpio.o(i.GPIO_SetBits) for GPIO_SetBits + sccb.o(i.SCCB_Start) refers to sccb.o(i.delay_us) for delay_us + sccb.o(i.SCCB_Start) refers to stm32f10x_gpio.o(i.GPIO_ResetBits) for GPIO_ResetBits + sccb.o(i.SCCB_Stop) refers to stm32f10x_gpio.o(i.GPIO_ResetBits) for GPIO_ResetBits + sccb.o(i.SCCB_Stop) refers to sccb.o(i.delay_us) for delay_us + sccb.o(i.SCCB_Stop) refers to stm32f10x_gpio.o(i.GPIO_SetBits) for GPIO_SetBits + sccb.o(i.SCCB_WR_Byte) refers to stm32f10x_gpio.o(i.GPIO_SetBits) for GPIO_SetBits + sccb.o(i.SCCB_WR_Byte) refers to stm32f10x_gpio.o(i.GPIO_ResetBits) for GPIO_ResetBits + sccb.o(i.SCCB_WR_Byte) refers to sccb.o(i.delay_us) for delay_us + sccb.o(i.SCCB_WR_Byte) refers to sccb.o(i.SCCB_SDA_IN) for SCCB_SDA_IN + sccb.o(i.SCCB_WR_Byte) refers to stm32f10x_gpio.o(i.GPIO_ReadInputDataBit) for GPIO_ReadInputDataBit + sccb.o(i.SCCB_WR_Byte) refers to sccb.o(i.SCCB_SDA_OUT) for SCCB_SDA_OUT + sccb.o(i.SCCB_WR_Reg) refers to sccb.o(i.SCCB_Start) for SCCB_Start + sccb.o(i.SCCB_WR_Reg) refers to sccb.o(i.SCCB_WR_Byte) for SCCB_WR_Byte + sccb.o(i.SCCB_WR_Reg) refers to sccb.o(i.delay_us) for delay_us + sccb.o(i.SCCB_WR_Reg) refers to sccb.o(i.SCCB_Stop) for SCCB_Stop + stm32f10x_gpio.o(i.GPIO_AFIODeInit) refers to stm32f10x_rcc.o(i.RCC_APB2PeriphResetCmd) for RCC_APB2PeriphResetCmd + stm32f10x_gpio.o(i.GPIO_DeInit) refers to stm32f10x_rcc.o(i.RCC_APB2PeriphResetCmd) for RCC_APB2PeriphResetCmd stm32f10x_i2c.o(i.I2C_DeInit) refers to stm32f10x_rcc.o(i.RCC_APB1PeriphResetCmd) for RCC_APB1PeriphResetCmd stm32f10x_i2c.o(i.I2C_Init) refers to stm32f10x_rcc.o(i.RCC_GetClocksFreq) for RCC_GetClocksFreq stm32f10x_rcc.o(i.RCC_GetClocksFreq) refers to stm32f10x_rcc.o(.data) for APBAHBPrescTable stm32f10x_rcc.o(i.RCC_WaitForHSEStartUp) refers to stm32f10x_rcc.o(i.RCC_GetFlagStatus) for RCC_GetFlagStatus + gpio_stm32f10x.o(i.GPIO_PinConfigure) refers to gpio_stm32f10x.o(i.GPIO_GetPortClockState) for GPIO_GetPortClockState + gpio_stm32f10x.o(i.GPIO_PinConfigure) refers to gpio_stm32f10x.o(i.GPIO_PortClock) for GPIO_PortClock startup_stm32f10x_md.o(STACK) refers (Special) to heapauxi.o(.text) for __use_two_region_memory startup_stm32f10x_md.o(HEAP) refers (Special) to heapauxi.o(.text) for __use_two_region_memory startup_stm32f10x_md.o(RESET) refers (Special) to heapauxi.o(.text) for __use_two_region_memory @@ -86,10 +126,6 @@ Section Cross References system_stm32f10x.o(i.SetSysClock) refers to system_stm32f10x.o(i.SetSysClockTo72) for SetSysClockTo72 system_stm32f10x.o(i.SystemCoreClockUpdate) refers to system_stm32f10x.o(.data) for SystemCoreClock system_stm32f10x.o(i.SystemInit) refers to system_stm32f10x.o(i.SetSysClock) for SetSysClock - stm32f10x_gpio.o(i.GPIO_AFIODeInit) refers to stm32f10x_rcc.o(i.RCC_APB2PeriphResetCmd) for RCC_APB2PeriphResetCmd - stm32f10x_gpio.o(i.GPIO_DeInit) refers to stm32f10x_rcc.o(i.RCC_APB2PeriphResetCmd) for RCC_APB2PeriphResetCmd - gpio_stm32f10x.o(i.GPIO_PinConfigure) refers to gpio_stm32f10x.o(i.GPIO_GetPortClockState) for GPIO_GetPortClockState - gpio_stm32f10x.o(i.GPIO_PinConfigure) refers to gpio_stm32f10x.o(i.GPIO_PortClock) for GPIO_PortClock __main.o(!!!main) refers to __rtentry.o(.ARM.Collect$$rtentry$$00000000) for __rt_entry __rtentry.o(.ARM.Collect$$rtentry$$00000000) refers (Special) to __rtentry2.o(.ARM.Collect$$rtentry$$0000000A) for __rt_entry_li __rtentry.o(.ARM.Collect$$rtentry$$00000000) refers (Special) to __rtentry2.o(.ARM.Collect$$rtentry$$0000000D) for __rt_entry_main @@ -201,6 +237,9 @@ Removing Unused input sections from the image. Removing main.o(.revsh_text), (4 bytes). Removing main.o(.rrx_text), (6 bytes). Removing main.o(i.Buffercmp), (36 bytes). + Removing main.o(i.I2C1_Init), (80 bytes). + Removing main.o(i.I2C1_Read), (180 bytes). + Removing main.o(i.I2C_GPIO_Config), (44 bytes). Removing main.o(.bss), (44 bytes). Removing main.o(.data), (48 bytes). Removing i2c_ee.o(.rev16_text), (4 bytes). @@ -215,6 +254,10 @@ Removing Unused input sections from the image. Removing i2c_ee.o(i.I2C_EE_PageWrite), (160 bytes). Removing i2c_ee.o(i.I2C_EE_WaitEepromStandbyState), (84 bytes). Removing i2c_ee.o(.data), (2 bytes). + Removing sccb.o(.rev16_text), (4 bytes). + Removing sccb.o(.revsh_text), (4 bytes). + Removing sccb.o(.rrx_text), (6 bytes). + Removing sccb.o(i.SCCB_WR_Reg), (62 bytes). Removing misc.o(.rev16_text), (4 bytes). Removing misc.o(.revsh_text), (4 bytes). Removing misc.o(.rrx_text), (6 bytes). @@ -229,28 +272,55 @@ Removing Unused input sections from the image. Removing stm32f10x_dbgmcu.o(i.DBGMCU_Config), (32 bytes). Removing stm32f10x_dbgmcu.o(i.DBGMCU_GetDEVID), (16 bytes). Removing stm32f10x_dbgmcu.o(i.DBGMCU_GetREVID), (12 bytes). + Removing stm32f10x_gpio.o(.rev16_text), (4 bytes). + Removing stm32f10x_gpio.o(.revsh_text), (4 bytes). + Removing stm32f10x_gpio.o(.rrx_text), (6 bytes). + Removing stm32f10x_gpio.o(i.GPIO_AFIODeInit), (20 bytes). + Removing stm32f10x_gpio.o(i.GPIO_DeInit), (200 bytes). + Removing stm32f10x_gpio.o(i.GPIO_ETH_MediaInterfaceConfig), (12 bytes). + Removing stm32f10x_gpio.o(i.GPIO_EXTILineConfig), (64 bytes). + Removing stm32f10x_gpio.o(i.GPIO_EventOutputCmd), (12 bytes). + Removing stm32f10x_gpio.o(i.GPIO_EventOutputConfig), (32 bytes). + Removing stm32f10x_gpio.o(i.GPIO_PinLockConfig), (18 bytes). + Removing stm32f10x_gpio.o(i.GPIO_PinRemapConfig), (144 bytes). + Removing stm32f10x_gpio.o(i.GPIO_ReadInputData), (8 bytes). + Removing stm32f10x_gpio.o(i.GPIO_ReadOutputData), (8 bytes). + Removing stm32f10x_gpio.o(i.GPIO_ReadOutputDataBit), (18 bytes). + Removing stm32f10x_gpio.o(i.GPIO_StructInit), (16 bytes). + Removing stm32f10x_gpio.o(i.GPIO_Write), (4 bytes). + Removing stm32f10x_gpio.o(i.GPIO_WriteBit), (10 bytes). Removing stm32f10x_i2c.o(.rev16_text), (4 bytes). Removing stm32f10x_i2c.o(.revsh_text), (4 bytes). Removing stm32f10x_i2c.o(.rrx_text), (6 bytes). Removing stm32f10x_i2c.o(i.I2C_ARPCmd), (24 bytes). + Removing stm32f10x_i2c.o(i.I2C_AcknowledgeConfig), (24 bytes). Removing stm32f10x_i2c.o(i.I2C_CalculatePEC), (24 bytes). + Removing stm32f10x_i2c.o(i.I2C_CheckEvent), (42 bytes). Removing stm32f10x_i2c.o(i.I2C_ClearFlag), (12 bytes). Removing stm32f10x_i2c.o(i.I2C_ClearITPendingBit), (12 bytes). + Removing stm32f10x_i2c.o(i.I2C_Cmd), (24 bytes). Removing stm32f10x_i2c.o(i.I2C_DMACmd), (24 bytes). Removing stm32f10x_i2c.o(i.I2C_DMALastTransferCmd), (24 bytes). + Removing stm32f10x_i2c.o(i.I2C_DeInit), (56 bytes). Removing stm32f10x_i2c.o(i.I2C_DualAddressCmd), (24 bytes). Removing stm32f10x_i2c.o(i.I2C_FastModeDutyCycleConfig), (28 bytes). Removing stm32f10x_i2c.o(i.I2C_GeneralCallCmd), (24 bytes). + Removing stm32f10x_i2c.o(i.I2C_GenerateSTART), (24 bytes). + Removing stm32f10x_i2c.o(i.I2C_GenerateSTOP), (24 bytes). Removing stm32f10x_i2c.o(i.I2C_GetFlagStatus), (58 bytes). Removing stm32f10x_i2c.o(i.I2C_GetITStatus), (38 bytes). Removing stm32f10x_i2c.o(i.I2C_GetLastEvent), (26 bytes). Removing stm32f10x_i2c.o(i.I2C_GetPEC), (8 bytes). Removing stm32f10x_i2c.o(i.I2C_ITConfig), (18 bytes). + Removing stm32f10x_i2c.o(i.I2C_Init), (236 bytes). Removing stm32f10x_i2c.o(i.I2C_NACKPositionConfig), (28 bytes). Removing stm32f10x_i2c.o(i.I2C_OwnAddress2Config), (22 bytes). Removing stm32f10x_i2c.o(i.I2C_PECPositionConfig), (28 bytes). Removing stm32f10x_i2c.o(i.I2C_ReadRegister), (22 bytes). + Removing stm32f10x_i2c.o(i.I2C_ReceiveData), (8 bytes). Removing stm32f10x_i2c.o(i.I2C_SMBusAlertConfig), (28 bytes). + Removing stm32f10x_i2c.o(i.I2C_Send7bitAddress), (18 bytes). + Removing stm32f10x_i2c.o(i.I2C_SendData), (4 bytes). Removing stm32f10x_i2c.o(i.I2C_SoftwareResetCmd), (22 bytes). Removing stm32f10x_i2c.o(i.I2C_StretchClockCmd), (24 bytes). Removing stm32f10x_i2c.o(i.I2C_StructInit), (30 bytes). @@ -260,6 +330,8 @@ Removing Unused input sections from the image. Removing stm32f10x_rcc.o(.rrx_text), (6 bytes). Removing stm32f10x_rcc.o(i.RCC_ADCCLKConfig), (24 bytes). Removing stm32f10x_rcc.o(i.RCC_AHBPeriphClockCmd), (32 bytes). + Removing stm32f10x_rcc.o(i.RCC_APB1PeriphClockCmd), (32 bytes). + Removing stm32f10x_rcc.o(i.RCC_APB1PeriphResetCmd), (32 bytes). Removing stm32f10x_rcc.o(i.RCC_APB2PeriphResetCmd), (32 bytes). Removing stm32f10x_rcc.o(i.RCC_AdjustHSICalibrationValue), (24 bytes). Removing stm32f10x_rcc.o(i.RCC_BackupResetCmd), (12 bytes). @@ -267,6 +339,7 @@ Removing Unused input sections from the image. Removing stm32f10x_rcc.o(i.RCC_ClearITPendingBit), (12 bytes). Removing stm32f10x_rcc.o(i.RCC_ClockSecuritySystemCmd), (12 bytes). Removing stm32f10x_rcc.o(i.RCC_DeInit), (76 bytes). + Removing stm32f10x_rcc.o(i.RCC_GetClocksFreq), (212 bytes). Removing stm32f10x_rcc.o(i.RCC_GetFlagStatus), (60 bytes). Removing stm32f10x_rcc.o(i.RCC_GetITStatus), (24 bytes). Removing stm32f10x_rcc.o(i.RCC_GetSYSCLKSource), (16 bytes). @@ -286,31 +359,7 @@ Removing Unused input sections from the image. Removing stm32f10x_rcc.o(i.RCC_SYSCLKConfig), (24 bytes). Removing stm32f10x_rcc.o(i.RCC_USBCLKConfig), (12 bytes). Removing stm32f10x_rcc.o(i.RCC_WaitForHSEStartUp), (56 bytes). - Removing system_stm32f10x.o(.rev16_text), (4 bytes). - Removing system_stm32f10x.o(.revsh_text), (4 bytes). - Removing system_stm32f10x.o(.rrx_text), (6 bytes). - Removing system_stm32f10x.o(i.SystemCoreClockUpdate), (164 bytes). - Removing system_stm32f10x.o(.data), (20 bytes). - Removing stm32f10x_gpio.o(.rev16_text), (4 bytes). - Removing stm32f10x_gpio.o(.revsh_text), (4 bytes). - Removing stm32f10x_gpio.o(.rrx_text), (6 bytes). - Removing stm32f10x_gpio.o(i.GPIO_AFIODeInit), (20 bytes). - Removing stm32f10x_gpio.o(i.GPIO_DeInit), (200 bytes). - Removing stm32f10x_gpio.o(i.GPIO_ETH_MediaInterfaceConfig), (12 bytes). - Removing stm32f10x_gpio.o(i.GPIO_EXTILineConfig), (64 bytes). - Removing stm32f10x_gpio.o(i.GPIO_EventOutputCmd), (12 bytes). - Removing stm32f10x_gpio.o(i.GPIO_EventOutputConfig), (32 bytes). - Removing stm32f10x_gpio.o(i.GPIO_PinLockConfig), (18 bytes). - Removing stm32f10x_gpio.o(i.GPIO_PinRemapConfig), (144 bytes). - Removing stm32f10x_gpio.o(i.GPIO_ReadInputData), (8 bytes). - Removing stm32f10x_gpio.o(i.GPIO_ReadInputDataBit), (18 bytes). - Removing stm32f10x_gpio.o(i.GPIO_ReadOutputData), (8 bytes). - Removing stm32f10x_gpio.o(i.GPIO_ReadOutputDataBit), (18 bytes). - Removing stm32f10x_gpio.o(i.GPIO_ResetBits), (4 bytes). - Removing stm32f10x_gpio.o(i.GPIO_SetBits), (4 bytes). - Removing stm32f10x_gpio.o(i.GPIO_StructInit), (16 bytes). - Removing stm32f10x_gpio.o(i.GPIO_Write), (4 bytes). - Removing stm32f10x_gpio.o(i.GPIO_WriteBit), (10 bytes). + Removing stm32f10x_rcc.o(.data), (20 bytes). Removing gpio_stm32f10x.o(.rev16_text), (4 bytes). Removing gpio_stm32f10x.o(.revsh_text), (4 bytes). Removing gpio_stm32f10x.o(.rrx_text), (6 bytes). @@ -318,8 +367,13 @@ Removing Unused input sections from the image. Removing gpio_stm32f10x.o(i.GPIO_GetPortClockState), (152 bytes). Removing gpio_stm32f10x.o(i.GPIO_PinConfigure), (120 bytes). Removing gpio_stm32f10x.o(i.GPIO_PortClock), (316 bytes). + Removing system_stm32f10x.o(.rev16_text), (4 bytes). + Removing system_stm32f10x.o(.revsh_text), (4 bytes). + Removing system_stm32f10x.o(.rrx_text), (6 bytes). + Removing system_stm32f10x.o(i.SystemCoreClockUpdate), (164 bytes). + Removing system_stm32f10x.o(.data), (20 bytes). -124 unused section(s) (total 4490 bytes) removed from the image. +142 unused section(s) (total 5600 bytes) removed from the image. ============================================================================== @@ -329,51 +383,50 @@ Image Symbol Table Symbol Name Value Ov Type Size Object(Section) - ../clib/angel/boardlib.s 0x00000000 Number 0 boardinit3.o ABSOLUTE ../clib/angel/boardlib.s 0x00000000 Number 0 boardinit2.o ABSOLUTE - ../clib/angel/boardlib.s 0x00000000 Number 0 boardinit1.o ABSOLUTE + ../clib/angel/boardlib.s 0x00000000 Number 0 boardinit3.o ABSOLUTE ../clib/angel/boardlib.s 0x00000000 Number 0 boardshut.o ABSOLUTE - ../clib/angel/handlers.s 0x00000000 Number 0 __scatter_copy.o ABSOLUTE + ../clib/angel/boardlib.s 0x00000000 Number 0 boardinit1.o ABSOLUTE ../clib/angel/handlers.s 0x00000000 Number 0 __scatter_zi.o ABSOLUTE - ../clib/angel/kernel.s 0x00000000 Number 0 __rtentry.o ABSOLUTE - ../clib/angel/kernel.s 0x00000000 Number 0 rtexit2.o ABSOLUTE - ../clib/angel/kernel.s 0x00000000 Number 0 __rtentry2.o ABSOLUTE ../clib/angel/kernel.s 0x00000000 Number 0 rtexit.o ABSOLUTE + ../clib/angel/kernel.s 0x00000000 Number 0 __rtentry2.o ABSOLUTE + ../clib/angel/kernel.s 0x00000000 Number 0 __rtentry.o ABSOLUTE ../clib/angel/kernel.s 0x00000000 Number 0 __rtentry4.o ABSOLUTE + ../clib/angel/kernel.s 0x00000000 Number 0 rtexit2.o ABSOLUTE ../clib/angel/rt.s 0x00000000 Number 0 rt_raise.o ABSOLUTE ../clib/angel/scatter.s 0x00000000 Number 0 __scatter.o ABSOLUTE ../clib/angel/startup.s 0x00000000 Number 0 __main.o ABSOLUTE - ../clib/angel/sys.s 0x00000000 Number 0 sys_stackheap_outer.o ABSOLUTE ../clib/angel/sys.s 0x00000000 Number 0 libspace.o ABSOLUTE - ../clib/angel/sys.s 0x00000000 Number 0 use_no_semi.o ABSOLUTE + ../clib/angel/sys.s 0x00000000 Number 0 sys_stackheap_outer.o ABSOLUTE ../clib/angel/sys.s 0x00000000 Number 0 indicate_semi.o ABSOLUTE + ../clib/angel/sys.s 0x00000000 Number 0 use_no_semi.o ABSOLUTE + ../clib/angel/sysapp.c 0x00000000 Number 0 sys_command.o ABSOLUTE ../clib/angel/sysapp.c 0x00000000 Number 0 sys_wrch.o ABSOLUTE ../clib/angel/sysapp.c 0x00000000 Number 0 sys_exit.o ABSOLUTE - ../clib/angel/sysapp.c 0x00000000 Number 0 sys_command.o ABSOLUTE ../clib/armsys.c 0x00000000 Number 0 argv_veneer.o ABSOLUTE ../clib/armsys.c 0x00000000 Number 0 argv_veneer.o ABSOLUTE - ../clib/armsys.c 0x00000000 Number 0 _get_argv_nomalloc.o ABSOLUTE ../clib/armsys.c 0x00000000 Number 0 no_argv.o ABSOLUTE + ../clib/armsys.c 0x00000000 Number 0 _get_argv_nomalloc.o ABSOLUTE ../clib/heapalloc.c 0x00000000 Number 0 hrguard.o ABSOLUTE ../clib/heapaux.c 0x00000000 Number 0 heapauxi.o ABSOLUTE - ../clib/libinit.s 0x00000000 Number 0 libshutdown2.o ABSOLUTE ../clib/libinit.s 0x00000000 Number 0 libinit.o ABSOLUTE - ../clib/libinit.s 0x00000000 Number 0 libshutdown.o ABSOLUTE ../clib/libinit.s 0x00000000 Number 0 libinit2.o ABSOLUTE - ../clib/signal.c 0x00000000 Number 0 defsig_rtmem_outer.o ABSOLUTE + ../clib/libinit.s 0x00000000 Number 0 libshutdown2.o ABSOLUTE + ../clib/libinit.s 0x00000000 Number 0 libshutdown.o ABSOLUTE ../clib/signal.c 0x00000000 Number 0 defsig_cppl_inner.o ABSOLUTE - ../clib/signal.c 0x00000000 Number 0 defsig_abrt_inner.o ABSOLUTE ../clib/signal.c 0x00000000 Number 0 defsig_pvfn_inner.o ABSOLUTE + ../clib/signal.c 0x00000000 Number 0 defsig_stak_inner.o ABSOLUTE + ../clib/signal.c 0x00000000 Number 0 defsig_rtred_inner.o ABSOLUTE + ../clib/signal.c 0x00000000 Number 0 defsig_fpe_inner.o ABSOLUTE + ../clib/signal.c 0x00000000 Number 0 defsig_other.o ABSOLUTE ../clib/signal.c 0x00000000 Number 0 __raise.o ABSOLUTE ../clib/signal.c 0x00000000 Number 0 defsig_rtmem_inner.o ABSOLUTE - ../clib/signal.c 0x00000000 Number 0 defsig_exit.o ABSOLUTE - ../clib/signal.c 0x00000000 Number 0 defsig_rtred_inner.o ABSOLUTE - ../clib/signal.c 0x00000000 Number 0 defsig_rtmem_formal.o ABSOLUTE - ../clib/signal.c 0x00000000 Number 0 defsig_segv_inner.o ABSOLUTE - ../clib/signal.c 0x00000000 Number 0 defsig_other.o ABSOLUTE - ../clib/signal.c 0x00000000 Number 0 defsig_stak_inner.o ABSOLUTE - ../clib/signal.c 0x00000000 Number 0 defsig_fpe_inner.o ABSOLUTE ../clib/signal.c 0x00000000 Number 0 defsig_general.o ABSOLUTE + ../clib/signal.c 0x00000000 Number 0 defsig_rtmem_outer.o ABSOLUTE + ../clib/signal.c 0x00000000 Number 0 defsig_rtmem_formal.o ABSOLUTE + ../clib/signal.c 0x00000000 Number 0 defsig_exit.o ABSOLUTE + ../clib/signal.c 0x00000000 Number 0 defsig_abrt_inner.o ABSOLUTE + ../clib/signal.c 0x00000000 Number 0 defsig_segv_inner.o ABSOLUTE ../clib/signal.s 0x00000000 Number 0 defsig.o ABSOLUTE ../clib/stdlib.c 0x00000000 Number 0 exit.o ABSOLUTE ../fplib/fpinit.s 0x00000000 Number 0 fpinit.o ABSOLUTE @@ -393,6 +446,8 @@ Image Symbol Table RTE\Device\STM32F103RB\system_stm32f10x.c 0x00000000 Number 0 system_stm32f10x.o ABSOLUTE RTE\\Device\\STM32F103RB\\system_stm32f10x.c 0x00000000 Number 0 system_stm32f10x.o ABSOLUTE dc.s 0x00000000 Number 0 dc.o ABSOLUTE + sccb.c 0x00000000 Number 0 sccb.o ABSOLUTE + sccb.c 0x00000000 Number 0 sccb.o ABSOLUTE src\\i2c_ee.c 0x00000000 Number 0 i2c_ee.o ABSOLUTE src\\main.c 0x00000000 Number 0 main.o ABSOLUTE src\\stm32f10x_it.c 0x00000000 Number 0 stm32f10x_it.o ABSOLUTE @@ -402,100 +457,93 @@ Image Symbol Table RESET 0x08000000 Section 236 startup_stm32f10x_md.o(RESET) !!!main 0x080000ec Section 8 __main.o(!!!main) !!!scatter 0x080000f4 Section 52 __scatter.o(!!!scatter) - !!handler_copy 0x08000128 Section 26 __scatter_copy.o(!!handler_copy) - !!handler_zi 0x08000144 Section 28 __scatter_zi.o(!!handler_zi) - .ARM.Collect$$libinit$$00000000 0x08000160 Section 2 libinit.o(.ARM.Collect$$libinit$$00000000) - .ARM.Collect$$libinit$$00000002 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000002) - .ARM.Collect$$libinit$$00000004 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000004) - .ARM.Collect$$libinit$$0000000A 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$0000000A) - .ARM.Collect$$libinit$$0000000C 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$0000000C) - .ARM.Collect$$libinit$$0000000E 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$0000000E) - .ARM.Collect$$libinit$$00000011 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000011) - .ARM.Collect$$libinit$$00000013 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000013) - .ARM.Collect$$libinit$$00000015 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000015) - .ARM.Collect$$libinit$$00000017 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000017) - .ARM.Collect$$libinit$$00000019 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000019) - .ARM.Collect$$libinit$$0000001B 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$0000001B) - .ARM.Collect$$libinit$$0000001D 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$0000001D) - .ARM.Collect$$libinit$$0000001F 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$0000001F) - .ARM.Collect$$libinit$$00000021 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000021) - .ARM.Collect$$libinit$$00000023 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000023) - .ARM.Collect$$libinit$$00000025 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000025) - .ARM.Collect$$libinit$$0000002C 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$0000002C) - .ARM.Collect$$libinit$$0000002E 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$0000002E) - .ARM.Collect$$libinit$$00000030 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000030) - .ARM.Collect$$libinit$$00000032 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000032) - .ARM.Collect$$libinit$$00000033 0x08000162 Section 2 libinit2.o(.ARM.Collect$$libinit$$00000033) - .ARM.Collect$$libshutdown$$00000000 0x08000164 Section 2 libshutdown.o(.ARM.Collect$$libshutdown$$00000000) - .ARM.Collect$$libshutdown$$00000002 0x08000166 Section 0 libshutdown2.o(.ARM.Collect$$libshutdown$$00000002) - .ARM.Collect$$libshutdown$$00000004 0x08000166 Section 0 libshutdown2.o(.ARM.Collect$$libshutdown$$00000004) - .ARM.Collect$$libshutdown$$00000007 0x08000166 Section 0 libshutdown2.o(.ARM.Collect$$libshutdown$$00000007) - .ARM.Collect$$libshutdown$$0000000A 0x08000166 Section 0 libshutdown2.o(.ARM.Collect$$libshutdown$$0000000A) - .ARM.Collect$$libshutdown$$0000000C 0x08000166 Section 0 libshutdown2.o(.ARM.Collect$$libshutdown$$0000000C) - .ARM.Collect$$libshutdown$$0000000F 0x08000166 Section 0 libshutdown2.o(.ARM.Collect$$libshutdown$$0000000F) - .ARM.Collect$$libshutdown$$00000010 0x08000166 Section 2 libshutdown2.o(.ARM.Collect$$libshutdown$$00000010) - .ARM.Collect$$rtentry$$00000000 0x08000168 Section 0 __rtentry.o(.ARM.Collect$$rtentry$$00000000) - .ARM.Collect$$rtentry$$00000002 0x08000168 Section 0 __rtentry2.o(.ARM.Collect$$rtentry$$00000002) - .ARM.Collect$$rtentry$$00000004 0x08000168 Section 6 __rtentry4.o(.ARM.Collect$$rtentry$$00000004) - .ARM.Collect$$rtentry$$00000009 0x0800016e Section 0 __rtentry2.o(.ARM.Collect$$rtentry$$00000009) - .ARM.Collect$$rtentry$$0000000A 0x0800016e Section 4 __rtentry2.o(.ARM.Collect$$rtentry$$0000000A) - .ARM.Collect$$rtentry$$0000000C 0x08000172 Section 0 __rtentry2.o(.ARM.Collect$$rtentry$$0000000C) - .ARM.Collect$$rtentry$$0000000D 0x08000172 Section 8 __rtentry2.o(.ARM.Collect$$rtentry$$0000000D) - .ARM.Collect$$rtexit$$00000000 0x0800017a Section 2 rtexit.o(.ARM.Collect$$rtexit$$00000000) - .ARM.Collect$$rtexit$$00000002 0x0800017c Section 0 rtexit2.o(.ARM.Collect$$rtexit$$00000002) - .ARM.Collect$$rtexit$$00000003 0x0800017c Section 4 rtexit2.o(.ARM.Collect$$rtexit$$00000003) - .ARM.Collect$$rtexit$$00000004 0x08000180 Section 6 rtexit2.o(.ARM.Collect$$rtexit$$00000004) - .text 0x08000188 Section 64 startup_stm32f10x_md.o(.text) - .text 0x080001c8 Section 0 heapauxi.o(.text) - .text 0x080001ce Section 74 sys_stackheap_outer.o(.text) - .text 0x08000218 Section 0 exit.o(.text) - .text 0x0800022c Section 8 libspace.o(.text) - .text 0x08000234 Section 0 sys_exit.o(.text) - .text 0x08000240 Section 2 use_no_semi.o(.text) - .text 0x08000242 Section 0 indicate_semi.o(.text) - i.BusFault_Handler 0x08000242 Section 0 stm32f10x_it.o(i.BusFault_Handler) - i.DebugMon_Handler 0x08000246 Section 0 stm32f10x_it.o(i.DebugMon_Handler) - i.GPIO_Init 0x08000248 Section 0 stm32f10x_gpio.o(i.GPIO_Init) - i.HardFault_Handler 0x0800035e Section 0 stm32f10x_it.o(i.HardFault_Handler) - i.I2C1_Init 0x08000364 Section 0 main.o(i.I2C1_Init) - i.I2C1_Read 0x080003b4 Section 0 main.o(i.I2C1_Read) - i.I2C_AcknowledgeConfig 0x08000468 Section 0 stm32f10x_i2c.o(i.I2C_AcknowledgeConfig) - i.I2C_CheckEvent 0x08000480 Section 0 stm32f10x_i2c.o(i.I2C_CheckEvent) - i.I2C_Cmd 0x080004aa Section 0 stm32f10x_i2c.o(i.I2C_Cmd) - i.I2C_DeInit 0x080004c4 Section 0 stm32f10x_i2c.o(i.I2C_DeInit) - i.I2C_GPIO_Config 0x080004fc Section 0 main.o(i.I2C_GPIO_Config) - i.I2C_GenerateSTART 0x08000528 Section 0 stm32f10x_i2c.o(i.I2C_GenerateSTART) - i.I2C_GenerateSTOP 0x08000540 Section 0 stm32f10x_i2c.o(i.I2C_GenerateSTOP) - i.I2C_Init 0x08000558 Section 0 stm32f10x_i2c.o(i.I2C_Init) - i.I2C_ReceiveData 0x08000644 Section 0 stm32f10x_i2c.o(i.I2C_ReceiveData) - i.I2C_Send7bitAddress 0x0800064c Section 0 stm32f10x_i2c.o(i.I2C_Send7bitAddress) - i.I2C_SendData 0x0800065e Section 0 stm32f10x_i2c.o(i.I2C_SendData) - i.MemManage_Handler 0x08000662 Section 0 stm32f10x_it.o(i.MemManage_Handler) - i.NMI_Handler 0x08000666 Section 0 stm32f10x_it.o(i.NMI_Handler) - i.PendSV_Handler 0x08000668 Section 0 stm32f10x_it.o(i.PendSV_Handler) - i.RCC_APB1PeriphClockCmd 0x0800066c Section 0 stm32f10x_rcc.o(i.RCC_APB1PeriphClockCmd) - i.RCC_APB1PeriphResetCmd 0x0800068c Section 0 stm32f10x_rcc.o(i.RCC_APB1PeriphResetCmd) - i.RCC_APB2PeriphClockCmd 0x080006ac Section 0 stm32f10x_rcc.o(i.RCC_APB2PeriphClockCmd) - i.RCC_Configuration 0x080006cc Section 0 main.o(i.RCC_Configuration) - i.RCC_GetClocksFreq 0x080006d4 Section 0 stm32f10x_rcc.o(i.RCC_GetClocksFreq) - i.SVC_Handler 0x080007a8 Section 0 stm32f10x_it.o(i.SVC_Handler) - i.SetSysClock 0x080007aa Section 0 system_stm32f10x.o(i.SetSysClock) - SetSysClock 0x080007ab Thumb Code 8 system_stm32f10x.o(i.SetSysClock) - i.SetSysClockTo72 0x080007b4 Section 0 system_stm32f10x.o(i.SetSysClockTo72) - SetSysClockTo72 0x080007b5 Thumb Code 214 system_stm32f10x.o(i.SetSysClockTo72) - i.SysTick_Handler 0x08000894 Section 0 stm32f10x_it.o(i.SysTick_Handler) - i.SystemInit 0x08000898 Section 0 system_stm32f10x.o(i.SystemInit) - i.UsageFault_Handler 0x080008f8 Section 0 stm32f10x_it.o(i.UsageFault_Handler) - i.main 0x080008fc Section 0 main.o(i.main) - .data 0x20000000 Section 20 stm32f10x_rcc.o(.data) - APBAHBPrescTable 0x20000000 Data 16 stm32f10x_rcc.o(.data) - ADCPrescTable 0x20000010 Data 4 stm32f10x_rcc.o(.data) - .bss 0x20000014 Section 96 libspace.o(.bss) - HEAP 0x20000078 Section 512 startup_stm32f10x_md.o(HEAP) - Heap_Mem 0x20000078 Data 512 startup_stm32f10x_md.o(HEAP) - STACK 0x20000278 Section 1024 startup_stm32f10x_md.o(STACK) - Stack_Mem 0x20000278 Data 1024 startup_stm32f10x_md.o(STACK) - __initial_sp 0x20000678 Data 0 startup_stm32f10x_md.o(STACK) + !!handler_zi 0x08000128 Section 28 __scatter_zi.o(!!handler_zi) + .ARM.Collect$$libinit$$00000000 0x08000144 Section 2 libinit.o(.ARM.Collect$$libinit$$00000000) + .ARM.Collect$$libinit$$00000002 0x08000146 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000002) + .ARM.Collect$$libinit$$00000004 0x08000146 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000004) + .ARM.Collect$$libinit$$0000000A 0x08000146 Section 0 libinit2.o(.ARM.Collect$$libinit$$0000000A) + .ARM.Collect$$libinit$$0000000C 0x08000146 Section 0 libinit2.o(.ARM.Collect$$libinit$$0000000C) + .ARM.Collect$$libinit$$0000000E 0x08000146 Section 0 libinit2.o(.ARM.Collect$$libinit$$0000000E) + .ARM.Collect$$libinit$$00000011 0x08000146 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000011) + .ARM.Collect$$libinit$$00000013 0x08000146 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000013) + .ARM.Collect$$libinit$$00000015 0x08000146 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000015) + .ARM.Collect$$libinit$$00000017 0x08000146 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000017) + .ARM.Collect$$libinit$$00000019 0x08000146 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000019) + .ARM.Collect$$libinit$$0000001B 0x08000146 Section 0 libinit2.o(.ARM.Collect$$libinit$$0000001B) + .ARM.Collect$$libinit$$0000001D 0x08000146 Section 0 libinit2.o(.ARM.Collect$$libinit$$0000001D) + .ARM.Collect$$libinit$$0000001F 0x08000146 Section 0 libinit2.o(.ARM.Collect$$libinit$$0000001F) + .ARM.Collect$$libinit$$00000021 0x08000146 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000021) + .ARM.Collect$$libinit$$00000023 0x08000146 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000023) + .ARM.Collect$$libinit$$00000025 0x08000146 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000025) + .ARM.Collect$$libinit$$0000002C 0x08000146 Section 0 libinit2.o(.ARM.Collect$$libinit$$0000002C) + .ARM.Collect$$libinit$$0000002E 0x08000146 Section 0 libinit2.o(.ARM.Collect$$libinit$$0000002E) + .ARM.Collect$$libinit$$00000030 0x08000146 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000030) + .ARM.Collect$$libinit$$00000032 0x08000146 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000032) + .ARM.Collect$$libinit$$00000033 0x08000146 Section 2 libinit2.o(.ARM.Collect$$libinit$$00000033) + .ARM.Collect$$libshutdown$$00000000 0x08000148 Section 2 libshutdown.o(.ARM.Collect$$libshutdown$$00000000) + .ARM.Collect$$libshutdown$$00000002 0x0800014a Section 0 libshutdown2.o(.ARM.Collect$$libshutdown$$00000002) + .ARM.Collect$$libshutdown$$00000004 0x0800014a Section 0 libshutdown2.o(.ARM.Collect$$libshutdown$$00000004) + .ARM.Collect$$libshutdown$$00000007 0x0800014a Section 0 libshutdown2.o(.ARM.Collect$$libshutdown$$00000007) + .ARM.Collect$$libshutdown$$0000000A 0x0800014a Section 0 libshutdown2.o(.ARM.Collect$$libshutdown$$0000000A) + .ARM.Collect$$libshutdown$$0000000C 0x0800014a Section 0 libshutdown2.o(.ARM.Collect$$libshutdown$$0000000C) + .ARM.Collect$$libshutdown$$0000000F 0x0800014a Section 0 libshutdown2.o(.ARM.Collect$$libshutdown$$0000000F) + .ARM.Collect$$libshutdown$$00000010 0x0800014a Section 2 libshutdown2.o(.ARM.Collect$$libshutdown$$00000010) + .ARM.Collect$$rtentry$$00000000 0x0800014c Section 0 __rtentry.o(.ARM.Collect$$rtentry$$00000000) + .ARM.Collect$$rtentry$$00000002 0x0800014c Section 0 __rtentry2.o(.ARM.Collect$$rtentry$$00000002) + .ARM.Collect$$rtentry$$00000004 0x0800014c Section 6 __rtentry4.o(.ARM.Collect$$rtentry$$00000004) + .ARM.Collect$$rtentry$$00000009 0x08000152 Section 0 __rtentry2.o(.ARM.Collect$$rtentry$$00000009) + .ARM.Collect$$rtentry$$0000000A 0x08000152 Section 4 __rtentry2.o(.ARM.Collect$$rtentry$$0000000A) + .ARM.Collect$$rtentry$$0000000C 0x08000156 Section 0 __rtentry2.o(.ARM.Collect$$rtentry$$0000000C) + .ARM.Collect$$rtentry$$0000000D 0x08000156 Section 8 __rtentry2.o(.ARM.Collect$$rtentry$$0000000D) + .ARM.Collect$$rtexit$$00000000 0x0800015e Section 2 rtexit.o(.ARM.Collect$$rtexit$$00000000) + .ARM.Collect$$rtexit$$00000002 0x08000160 Section 0 rtexit2.o(.ARM.Collect$$rtexit$$00000002) + .ARM.Collect$$rtexit$$00000003 0x08000160 Section 4 rtexit2.o(.ARM.Collect$$rtexit$$00000003) + .ARM.Collect$$rtexit$$00000004 0x08000164 Section 6 rtexit2.o(.ARM.Collect$$rtexit$$00000004) + .text 0x0800016c Section 64 startup_stm32f10x_md.o(.text) + .text 0x080001ac Section 0 heapauxi.o(.text) + .text 0x080001b2 Section 74 sys_stackheap_outer.o(.text) + .text 0x080001fc Section 0 exit.o(.text) + .text 0x08000210 Section 8 libspace.o(.text) + .text 0x08000218 Section 0 sys_exit.o(.text) + .text 0x08000224 Section 2 use_no_semi.o(.text) + .text 0x08000226 Section 0 indicate_semi.o(.text) + i.BusFault_Handler 0x08000226 Section 0 stm32f10x_it.o(i.BusFault_Handler) + i.DebugMon_Handler 0x0800022a Section 0 stm32f10x_it.o(i.DebugMon_Handler) + i.GPIO_Init 0x0800022c Section 0 stm32f10x_gpio.o(i.GPIO_Init) + i.GPIO_ReadInputDataBit 0x08000342 Section 0 stm32f10x_gpio.o(i.GPIO_ReadInputDataBit) + i.GPIO_ResetBits 0x08000354 Section 0 stm32f10x_gpio.o(i.GPIO_ResetBits) + i.GPIO_SetBits 0x08000358 Section 0 stm32f10x_gpio.o(i.GPIO_SetBits) + i.HardFault_Handler 0x0800035c Section 0 stm32f10x_it.o(i.HardFault_Handler) + i.MemManage_Handler 0x08000360 Section 0 stm32f10x_it.o(i.MemManage_Handler) + i.NMI_Handler 0x08000364 Section 0 stm32f10x_it.o(i.NMI_Handler) + i.PendSV_Handler 0x08000366 Section 0 stm32f10x_it.o(i.PendSV_Handler) + i.RCC_APB2PeriphClockCmd 0x08000368 Section 0 stm32f10x_rcc.o(i.RCC_APB2PeriphClockCmd) + i.RCC_Configuration 0x08000388 Section 0 main.o(i.RCC_Configuration) + i.SCCB_Init 0x08000390 Section 0 sccb.o(i.SCCB_Init) + i.SCCB_No_Ack 0x080003e0 Section 0 sccb.o(i.SCCB_No_Ack) + i.SCCB_RD_Byte 0x08000420 Section 0 sccb.o(i.SCCB_RD_Byte) + i.SCCB_RD_Reg 0x08000470 Section 0 sccb.o(i.SCCB_RD_Reg) + i.SCCB_SDA_IN 0x080004c0 Section 0 sccb.o(i.SCCB_SDA_IN) + i.SCCB_SDA_OUT 0x080004e4 Section 0 sccb.o(i.SCCB_SDA_OUT) + i.SCCB_Start 0x08000508 Section 0 sccb.o(i.SCCB_Start) + i.SCCB_Stop 0x0800053c Section 0 sccb.o(i.SCCB_Stop) + i.SCCB_WR_Byte 0x08000570 Section 0 sccb.o(i.SCCB_WR_Byte) + i.SVC_Handler 0x080005f4 Section 0 stm32f10x_it.o(i.SVC_Handler) + i.SetSysClock 0x080005f6 Section 0 system_stm32f10x.o(i.SetSysClock) + SetSysClock 0x080005f7 Thumb Code 8 system_stm32f10x.o(i.SetSysClock) + i.SetSysClockTo72 0x08000600 Section 0 system_stm32f10x.o(i.SetSysClockTo72) + SetSysClockTo72 0x08000601 Thumb Code 214 system_stm32f10x.o(i.SetSysClockTo72) + i.SysTick_Handler 0x080006e0 Section 0 stm32f10x_it.o(i.SysTick_Handler) + i.SystemInit 0x080006e4 Section 0 system_stm32f10x.o(i.SystemInit) + i.UsageFault_Handler 0x08000744 Section 0 stm32f10x_it.o(i.UsageFault_Handler) + i.delay_us 0x08000748 Section 0 sccb.o(i.delay_us) + i.main 0x08000762 Section 0 main.o(i.main) + .bss 0x20000000 Section 96 libspace.o(.bss) + HEAP 0x20000060 Section 512 startup_stm32f10x_md.o(HEAP) + Heap_Mem 0x20000060 Data 512 startup_stm32f10x_md.o(HEAP) + STACK 0x20000260 Section 1024 startup_stm32f10x_md.o(STACK) + Stack_Mem 0x20000260 Data 1024 startup_stm32f10x_md.o(STACK) + __initial_sp 0x20000660 Data 0 startup_stm32f10x_md.o(STACK) Global Symbols @@ -539,140 +587,136 @@ Image Symbol Table __scatterload_rt2 0x080000f5 Thumb Code 44 __scatter.o(!!!scatter) __scatterload_rt2_thumb_only 0x080000f5 Thumb Code 0 __scatter.o(!!!scatter) __scatterload_null 0x08000103 Thumb Code 0 __scatter.o(!!!scatter) - __scatterload_copy 0x08000129 Thumb Code 26 __scatter_copy.o(!!handler_copy) - __scatterload_zeroinit 0x08000145 Thumb Code 28 __scatter_zi.o(!!handler_zi) - __rt_lib_init 0x08000161 Thumb Code 0 libinit.o(.ARM.Collect$$libinit$$00000000) - __rt_lib_init_alloca_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$0000002E) - __rt_lib_init_argv_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$0000002C) - __rt_lib_init_atexit_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$0000001B) - __rt_lib_init_clock_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000021) - __rt_lib_init_cpp_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000032) - __rt_lib_init_exceptions_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000030) - __rt_lib_init_fp_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000002) - __rt_lib_init_fp_trap_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$0000001F) - __rt_lib_init_getenv_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000023) - __rt_lib_init_heap_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$0000000A) - __rt_lib_init_lc_collate_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000011) - __rt_lib_init_lc_ctype_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000013) - __rt_lib_init_lc_monetary_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000015) - __rt_lib_init_lc_numeric_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000017) - __rt_lib_init_lc_time_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000019) - __rt_lib_init_preinit_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000004) - __rt_lib_init_rand_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$0000000E) - __rt_lib_init_return 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000033) - __rt_lib_init_signal_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$0000001D) - __rt_lib_init_stdio_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000025) - __rt_lib_init_user_alloc_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$0000000C) - __rt_lib_shutdown 0x08000165 Thumb Code 0 libshutdown.o(.ARM.Collect$$libshutdown$$00000000) - __rt_lib_shutdown_cpp_1 0x08000167 Thumb Code 0 libshutdown2.o(.ARM.Collect$$libshutdown$$00000002) - __rt_lib_shutdown_fp_trap_1 0x08000167 Thumb Code 0 libshutdown2.o(.ARM.Collect$$libshutdown$$00000007) - __rt_lib_shutdown_heap_1 0x08000167 Thumb Code 0 libshutdown2.o(.ARM.Collect$$libshutdown$$0000000F) - __rt_lib_shutdown_return 0x08000167 Thumb Code 0 libshutdown2.o(.ARM.Collect$$libshutdown$$00000010) - __rt_lib_shutdown_signal_1 0x08000167 Thumb Code 0 libshutdown2.o(.ARM.Collect$$libshutdown$$0000000A) - __rt_lib_shutdown_stdio_1 0x08000167 Thumb Code 0 libshutdown2.o(.ARM.Collect$$libshutdown$$00000004) - __rt_lib_shutdown_user_alloc_1 0x08000167 Thumb Code 0 libshutdown2.o(.ARM.Collect$$libshutdown$$0000000C) - __rt_entry 0x08000169 Thumb Code 0 __rtentry.o(.ARM.Collect$$rtentry$$00000000) - __rt_entry_presh_1 0x08000169 Thumb Code 0 __rtentry2.o(.ARM.Collect$$rtentry$$00000002) - __rt_entry_sh 0x08000169 Thumb Code 0 __rtentry4.o(.ARM.Collect$$rtentry$$00000004) - __rt_entry_li 0x0800016f Thumb Code 0 __rtentry2.o(.ARM.Collect$$rtentry$$0000000A) - __rt_entry_postsh_1 0x0800016f Thumb Code 0 __rtentry2.o(.ARM.Collect$$rtentry$$00000009) - __rt_entry_main 0x08000173 Thumb Code 0 __rtentry2.o(.ARM.Collect$$rtentry$$0000000D) - __rt_entry_postli_1 0x08000173 Thumb Code 0 __rtentry2.o(.ARM.Collect$$rtentry$$0000000C) - __rt_exit 0x0800017b Thumb Code 0 rtexit.o(.ARM.Collect$$rtexit$$00000000) - __rt_exit_ls 0x0800017d Thumb Code 0 rtexit2.o(.ARM.Collect$$rtexit$$00000003) - __rt_exit_prels_1 0x0800017d Thumb Code 0 rtexit2.o(.ARM.Collect$$rtexit$$00000002) - __rt_exit_exit 0x08000181 Thumb Code 0 rtexit2.o(.ARM.Collect$$rtexit$$00000004) - Reset_Handler 0x08000189 Thumb Code 8 startup_stm32f10x_md.o(.text) - ADC1_2_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - CAN1_RX1_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - CAN1_SCE_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - DMA1_Channel1_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - DMA1_Channel2_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - DMA1_Channel3_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - DMA1_Channel4_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - DMA1_Channel5_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - DMA1_Channel6_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - DMA1_Channel7_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - EXTI0_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - EXTI15_10_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - EXTI1_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - EXTI2_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - EXTI3_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - EXTI4_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - EXTI9_5_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - FLASH_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - I2C1_ER_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - I2C1_EV_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - I2C2_ER_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - I2C2_EV_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - PVD_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - RCC_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - RTCAlarm_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - RTC_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - SPI1_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - SPI2_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - TAMPER_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - TIM1_BRK_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - TIM1_CC_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - TIM1_TRG_COM_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - TIM1_UP_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - TIM2_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - TIM3_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - TIM4_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - USART1_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - USART2_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - USART3_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - USBWakeUp_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - USB_HP_CAN1_TX_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - USB_LP_CAN1_RX0_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - WWDG_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) - __user_initial_stackheap 0x080001a5 Thumb Code 0 startup_stm32f10x_md.o(.text) - __use_two_region_memory 0x080001c9 Thumb Code 2 heapauxi.o(.text) - __rt_heap_escrow$2region 0x080001cb Thumb Code 2 heapauxi.o(.text) - __rt_heap_expand$2region 0x080001cd Thumb Code 2 heapauxi.o(.text) - __user_setup_stackheap 0x080001cf Thumb Code 74 sys_stackheap_outer.o(.text) - exit 0x08000219 Thumb Code 18 exit.o(.text) - __user_libspace 0x0800022d Thumb Code 8 libspace.o(.text) - __user_perproc_libspace 0x0800022d Thumb Code 0 libspace.o(.text) - __user_perthread_libspace 0x0800022d Thumb Code 0 libspace.o(.text) - _sys_exit 0x08000235 Thumb Code 8 sys_exit.o(.text) - __I$use$semihosting 0x08000241 Thumb Code 0 use_no_semi.o(.text) - __use_no_semihosting_swi 0x08000241 Thumb Code 2 use_no_semi.o(.text) - BusFault_Handler 0x08000243 Thumb Code 4 stm32f10x_it.o(i.BusFault_Handler) - __semihosting_library_function 0x08000243 Thumb Code 0 indicate_semi.o(.text) - DebugMon_Handler 0x08000247 Thumb Code 2 stm32f10x_it.o(i.DebugMon_Handler) - GPIO_Init 0x08000249 Thumb Code 278 stm32f10x_gpio.o(i.GPIO_Init) - HardFault_Handler 0x0800035f Thumb Code 4 stm32f10x_it.o(i.HardFault_Handler) - I2C1_Init 0x08000365 Thumb Code 74 main.o(i.I2C1_Init) - I2C1_Read 0x080003b5 Thumb Code 168 main.o(i.I2C1_Read) - I2C_AcknowledgeConfig 0x08000469 Thumb Code 24 stm32f10x_i2c.o(i.I2C_AcknowledgeConfig) - I2C_CheckEvent 0x08000481 Thumb Code 42 stm32f10x_i2c.o(i.I2C_CheckEvent) - I2C_Cmd 0x080004ab Thumb Code 24 stm32f10x_i2c.o(i.I2C_Cmd) - I2C_DeInit 0x080004c5 Thumb Code 50 stm32f10x_i2c.o(i.I2C_DeInit) - I2C_GPIO_Config 0x080004fd Thumb Code 38 main.o(i.I2C_GPIO_Config) - I2C_GenerateSTART 0x08000529 Thumb Code 24 stm32f10x_i2c.o(i.I2C_GenerateSTART) - I2C_GenerateSTOP 0x08000541 Thumb Code 24 stm32f10x_i2c.o(i.I2C_GenerateSTOP) - I2C_Init 0x08000559 Thumb Code 222 stm32f10x_i2c.o(i.I2C_Init) - I2C_ReceiveData 0x08000645 Thumb Code 8 stm32f10x_i2c.o(i.I2C_ReceiveData) - I2C_Send7bitAddress 0x0800064d Thumb Code 18 stm32f10x_i2c.o(i.I2C_Send7bitAddress) - I2C_SendData 0x0800065f Thumb Code 4 stm32f10x_i2c.o(i.I2C_SendData) - MemManage_Handler 0x08000663 Thumb Code 4 stm32f10x_it.o(i.MemManage_Handler) - NMI_Handler 0x08000667 Thumb Code 2 stm32f10x_it.o(i.NMI_Handler) - PendSV_Handler 0x08000669 Thumb Code 2 stm32f10x_it.o(i.PendSV_Handler) - RCC_APB1PeriphClockCmd 0x0800066d Thumb Code 26 stm32f10x_rcc.o(i.RCC_APB1PeriphClockCmd) - RCC_APB1PeriphResetCmd 0x0800068d Thumb Code 26 stm32f10x_rcc.o(i.RCC_APB1PeriphResetCmd) - RCC_APB2PeriphClockCmd 0x080006ad Thumb Code 26 stm32f10x_rcc.o(i.RCC_APB2PeriphClockCmd) - RCC_Configuration 0x080006cd Thumb Code 8 main.o(i.RCC_Configuration) - RCC_GetClocksFreq 0x080006d5 Thumb Code 192 stm32f10x_rcc.o(i.RCC_GetClocksFreq) - SVC_Handler 0x080007a9 Thumb Code 2 stm32f10x_it.o(i.SVC_Handler) - SysTick_Handler 0x08000895 Thumb Code 2 stm32f10x_it.o(i.SysTick_Handler) - SystemInit 0x08000899 Thumb Code 78 system_stm32f10x.o(i.SystemInit) - UsageFault_Handler 0x080008f9 Thumb Code 4 stm32f10x_it.o(i.UsageFault_Handler) - main 0x080008fd Thumb Code 22 main.o(i.main) - Region$$Table$$Base 0x08000914 Number 0 anon$$obj.o(Region$$Table) - Region$$Table$$Limit 0x08000934 Number 0 anon$$obj.o(Region$$Table) - __libspace_start 0x20000014 Data 96 libspace.o(.bss) - __temporary_stack_top$libspace 0x20000074 Data 0 libspace.o(.bss) + __scatterload_zeroinit 0x08000129 Thumb Code 28 __scatter_zi.o(!!handler_zi) + __rt_lib_init 0x08000145 Thumb Code 0 libinit.o(.ARM.Collect$$libinit$$00000000) + __rt_lib_init_alloca_1 0x08000147 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$0000002E) + __rt_lib_init_argv_1 0x08000147 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$0000002C) + __rt_lib_init_atexit_1 0x08000147 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$0000001B) + __rt_lib_init_clock_1 0x08000147 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000021) + __rt_lib_init_cpp_1 0x08000147 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000032) + __rt_lib_init_exceptions_1 0x08000147 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000030) + __rt_lib_init_fp_1 0x08000147 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000002) + __rt_lib_init_fp_trap_1 0x08000147 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$0000001F) + __rt_lib_init_getenv_1 0x08000147 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000023) + __rt_lib_init_heap_1 0x08000147 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$0000000A) + __rt_lib_init_lc_collate_1 0x08000147 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000011) + __rt_lib_init_lc_ctype_1 0x08000147 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000013) + __rt_lib_init_lc_monetary_1 0x08000147 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000015) + __rt_lib_init_lc_numeric_1 0x08000147 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000017) + __rt_lib_init_lc_time_1 0x08000147 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000019) + __rt_lib_init_preinit_1 0x08000147 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000004) + __rt_lib_init_rand_1 0x08000147 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$0000000E) + __rt_lib_init_return 0x08000147 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000033) + __rt_lib_init_signal_1 0x08000147 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$0000001D) + __rt_lib_init_stdio_1 0x08000147 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000025) + __rt_lib_init_user_alloc_1 0x08000147 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$0000000C) + __rt_lib_shutdown 0x08000149 Thumb Code 0 libshutdown.o(.ARM.Collect$$libshutdown$$00000000) + __rt_lib_shutdown_cpp_1 0x0800014b Thumb Code 0 libshutdown2.o(.ARM.Collect$$libshutdown$$00000002) + __rt_lib_shutdown_fp_trap_1 0x0800014b Thumb Code 0 libshutdown2.o(.ARM.Collect$$libshutdown$$00000007) + __rt_lib_shutdown_heap_1 0x0800014b Thumb Code 0 libshutdown2.o(.ARM.Collect$$libshutdown$$0000000F) + __rt_lib_shutdown_return 0x0800014b Thumb Code 0 libshutdown2.o(.ARM.Collect$$libshutdown$$00000010) + __rt_lib_shutdown_signal_1 0x0800014b Thumb Code 0 libshutdown2.o(.ARM.Collect$$libshutdown$$0000000A) + __rt_lib_shutdown_stdio_1 0x0800014b Thumb Code 0 libshutdown2.o(.ARM.Collect$$libshutdown$$00000004) + __rt_lib_shutdown_user_alloc_1 0x0800014b Thumb Code 0 libshutdown2.o(.ARM.Collect$$libshutdown$$0000000C) + __rt_entry 0x0800014d Thumb Code 0 __rtentry.o(.ARM.Collect$$rtentry$$00000000) + __rt_entry_presh_1 0x0800014d Thumb Code 0 __rtentry2.o(.ARM.Collect$$rtentry$$00000002) + __rt_entry_sh 0x0800014d Thumb Code 0 __rtentry4.o(.ARM.Collect$$rtentry$$00000004) + __rt_entry_li 0x08000153 Thumb Code 0 __rtentry2.o(.ARM.Collect$$rtentry$$0000000A) + __rt_entry_postsh_1 0x08000153 Thumb Code 0 __rtentry2.o(.ARM.Collect$$rtentry$$00000009) + __rt_entry_main 0x08000157 Thumb Code 0 __rtentry2.o(.ARM.Collect$$rtentry$$0000000D) + __rt_entry_postli_1 0x08000157 Thumb Code 0 __rtentry2.o(.ARM.Collect$$rtentry$$0000000C) + __rt_exit 0x0800015f Thumb Code 0 rtexit.o(.ARM.Collect$$rtexit$$00000000) + __rt_exit_ls 0x08000161 Thumb Code 0 rtexit2.o(.ARM.Collect$$rtexit$$00000003) + __rt_exit_prels_1 0x08000161 Thumb Code 0 rtexit2.o(.ARM.Collect$$rtexit$$00000002) + __rt_exit_exit 0x08000165 Thumb Code 0 rtexit2.o(.ARM.Collect$$rtexit$$00000004) + Reset_Handler 0x0800016d Thumb Code 8 startup_stm32f10x_md.o(.text) + ADC1_2_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + CAN1_RX1_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + CAN1_SCE_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + DMA1_Channel1_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + DMA1_Channel2_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + DMA1_Channel3_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + DMA1_Channel4_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + DMA1_Channel5_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + DMA1_Channel6_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + DMA1_Channel7_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + EXTI0_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + EXTI15_10_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + EXTI1_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + EXTI2_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + EXTI3_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + EXTI4_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + EXTI9_5_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + FLASH_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + I2C1_ER_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + I2C1_EV_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + I2C2_ER_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + I2C2_EV_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + PVD_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + RCC_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + RTCAlarm_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + RTC_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + SPI1_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + SPI2_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + TAMPER_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + TIM1_BRK_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + TIM1_CC_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + TIM1_TRG_COM_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + TIM1_UP_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + TIM2_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + TIM3_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + TIM4_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + USART1_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + USART2_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + USART3_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + USBWakeUp_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + USB_HP_CAN1_TX_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + USB_LP_CAN1_RX0_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + WWDG_IRQHandler 0x08000187 Thumb Code 0 startup_stm32f10x_md.o(.text) + __user_initial_stackheap 0x08000189 Thumb Code 0 startup_stm32f10x_md.o(.text) + __use_two_region_memory 0x080001ad Thumb Code 2 heapauxi.o(.text) + __rt_heap_escrow$2region 0x080001af Thumb Code 2 heapauxi.o(.text) + __rt_heap_expand$2region 0x080001b1 Thumb Code 2 heapauxi.o(.text) + __user_setup_stackheap 0x080001b3 Thumb Code 74 sys_stackheap_outer.o(.text) + exit 0x080001fd Thumb Code 18 exit.o(.text) + __user_libspace 0x08000211 Thumb Code 8 libspace.o(.text) + __user_perproc_libspace 0x08000211 Thumb Code 0 libspace.o(.text) + __user_perthread_libspace 0x08000211 Thumb Code 0 libspace.o(.text) + _sys_exit 0x08000219 Thumb Code 8 sys_exit.o(.text) + __I$use$semihosting 0x08000225 Thumb Code 0 use_no_semi.o(.text) + __use_no_semihosting_swi 0x08000225 Thumb Code 2 use_no_semi.o(.text) + BusFault_Handler 0x08000227 Thumb Code 4 stm32f10x_it.o(i.BusFault_Handler) + __semihosting_library_function 0x08000227 Thumb Code 0 indicate_semi.o(.text) + DebugMon_Handler 0x0800022b Thumb Code 2 stm32f10x_it.o(i.DebugMon_Handler) + GPIO_Init 0x0800022d Thumb Code 278 stm32f10x_gpio.o(i.GPIO_Init) + GPIO_ReadInputDataBit 0x08000343 Thumb Code 18 stm32f10x_gpio.o(i.GPIO_ReadInputDataBit) + GPIO_ResetBits 0x08000355 Thumb Code 4 stm32f10x_gpio.o(i.GPIO_ResetBits) + GPIO_SetBits 0x08000359 Thumb Code 4 stm32f10x_gpio.o(i.GPIO_SetBits) + HardFault_Handler 0x0800035d Thumb Code 4 stm32f10x_it.o(i.HardFault_Handler) + MemManage_Handler 0x08000361 Thumb Code 4 stm32f10x_it.o(i.MemManage_Handler) + NMI_Handler 0x08000365 Thumb Code 2 stm32f10x_it.o(i.NMI_Handler) + PendSV_Handler 0x08000367 Thumb Code 2 stm32f10x_it.o(i.PendSV_Handler) + RCC_APB2PeriphClockCmd 0x08000369 Thumb Code 26 stm32f10x_rcc.o(i.RCC_APB2PeriphClockCmd) + RCC_Configuration 0x08000389 Thumb Code 8 main.o(i.RCC_Configuration) + SCCB_Init 0x08000391 Thumb Code 76 sccb.o(i.SCCB_Init) + SCCB_No_Ack 0x080003e1 Thumb Code 60 sccb.o(i.SCCB_No_Ack) + SCCB_RD_Byte 0x08000421 Thumb Code 74 sccb.o(i.SCCB_RD_Byte) + SCCB_RD_Reg 0x08000471 Thumb Code 78 sccb.o(i.SCCB_RD_Reg) + SCCB_SDA_IN 0x080004c1 Thumb Code 30 sccb.o(i.SCCB_SDA_IN) + SCCB_SDA_OUT 0x080004e5 Thumb Code 30 sccb.o(i.SCCB_SDA_OUT) + SCCB_Start 0x08000509 Thumb Code 48 sccb.o(i.SCCB_Start) + SCCB_Stop 0x0800053d Thumb Code 46 sccb.o(i.SCCB_Stop) + SCCB_WR_Byte 0x08000571 Thumb Code 128 sccb.o(i.SCCB_WR_Byte) + SVC_Handler 0x080005f5 Thumb Code 2 stm32f10x_it.o(i.SVC_Handler) + SysTick_Handler 0x080006e1 Thumb Code 2 stm32f10x_it.o(i.SysTick_Handler) + SystemInit 0x080006e5 Thumb Code 78 system_stm32f10x.o(i.SystemInit) + UsageFault_Handler 0x08000745 Thumb Code 4 stm32f10x_it.o(i.UsageFault_Handler) + delay_us 0x08000749 Thumb Code 26 sccb.o(i.delay_us) + main 0x08000763 Thumb Code 40 main.o(i.main) + Region$$Table$$Base 0x0800078c Number 0 anon$$obj.o(Region$$Table) + Region$$Table$$Limit 0x0800079c Number 0 anon$$obj.o(Region$$Table) + __libspace_start 0x20000000 Data 96 libspace.o(.bss) + __temporary_stack_top$libspace 0x20000060 Data 0 libspace.o(.bss) @@ -680,127 +724,117 @@ Image Symbol Table Memory Map of the image - Image Entry point : 0x08000189 + Image Entry point : 0x0800016d - Load Region LR_1 (Base: 0x08000000, Size: 0x00000948, Max: 0xffffffff, ABSOLUTE) + Load Region LR_1 (Base: 0x08000000, Size: 0x0000079c, Max: 0xffffffff, ABSOLUTE) - Execution Region ER_RO (Exec base: 0x08000000, Load base: 0x08000000, Size: 0x00000934, Max: 0xffffffff, ABSOLUTE) + Execution Region ER_RO (Exec base: 0x08000000, Load base: 0x08000000, Size: 0x0000079c, Max: 0xffffffff, ABSOLUTE) Exec Addr Load Addr Size Type Attr Idx E Section Name Object - 0x08000000 0x08000000 0x000000ec Data RO 767 RESET startup_stm32f10x_md.o - 0x080000ec 0x080000ec 0x00000008 Code RO 996 * !!!main c_w.l(__main.o) - 0x080000f4 0x080000f4 0x00000034 Code RO 1153 !!!scatter c_w.l(__scatter.o) - 0x08000128 0x08000128 0x0000001a Code RO 1155 !!handler_copy c_w.l(__scatter_copy.o) - 0x08000142 0x08000142 0x00000002 PAD - 0x08000144 0x08000144 0x0000001c Code RO 1157 !!handler_zi c_w.l(__scatter_zi.o) - 0x08000160 0x08000160 0x00000002 Code RO 1023 .ARM.Collect$$libinit$$00000000 c_w.l(libinit.o) - 0x08000162 0x08000162 0x00000000 Code RO 1030 .ARM.Collect$$libinit$$00000002 c_w.l(libinit2.o) - 0x08000162 0x08000162 0x00000000 Code RO 1032 .ARM.Collect$$libinit$$00000004 c_w.l(libinit2.o) - 0x08000162 0x08000162 0x00000000 Code RO 1035 .ARM.Collect$$libinit$$0000000A c_w.l(libinit2.o) - 0x08000162 0x08000162 0x00000000 Code RO 1037 .ARM.Collect$$libinit$$0000000C c_w.l(libinit2.o) - 0x08000162 0x08000162 0x00000000 Code RO 1039 .ARM.Collect$$libinit$$0000000E c_w.l(libinit2.o) - 0x08000162 0x08000162 0x00000000 Code RO 1042 .ARM.Collect$$libinit$$00000011 c_w.l(libinit2.o) - 0x08000162 0x08000162 0x00000000 Code RO 1044 .ARM.Collect$$libinit$$00000013 c_w.l(libinit2.o) - 0x08000162 0x08000162 0x00000000 Code RO 1046 .ARM.Collect$$libinit$$00000015 c_w.l(libinit2.o) - 0x08000162 0x08000162 0x00000000 Code RO 1048 .ARM.Collect$$libinit$$00000017 c_w.l(libinit2.o) - 0x08000162 0x08000162 0x00000000 Code RO 1050 .ARM.Collect$$libinit$$00000019 c_w.l(libinit2.o) - 0x08000162 0x08000162 0x00000000 Code RO 1052 .ARM.Collect$$libinit$$0000001B c_w.l(libinit2.o) - 0x08000162 0x08000162 0x00000000 Code RO 1054 .ARM.Collect$$libinit$$0000001D c_w.l(libinit2.o) - 0x08000162 0x08000162 0x00000000 Code RO 1056 .ARM.Collect$$libinit$$0000001F c_w.l(libinit2.o) - 0x08000162 0x08000162 0x00000000 Code RO 1058 .ARM.Collect$$libinit$$00000021 c_w.l(libinit2.o) - 0x08000162 0x08000162 0x00000000 Code RO 1060 .ARM.Collect$$libinit$$00000023 c_w.l(libinit2.o) - 0x08000162 0x08000162 0x00000000 Code RO 1062 .ARM.Collect$$libinit$$00000025 c_w.l(libinit2.o) - 0x08000162 0x08000162 0x00000000 Code RO 1066 .ARM.Collect$$libinit$$0000002C c_w.l(libinit2.o) - 0x08000162 0x08000162 0x00000000 Code RO 1068 .ARM.Collect$$libinit$$0000002E c_w.l(libinit2.o) - 0x08000162 0x08000162 0x00000000 Code RO 1070 .ARM.Collect$$libinit$$00000030 c_w.l(libinit2.o) - 0x08000162 0x08000162 0x00000000 Code RO 1072 .ARM.Collect$$libinit$$00000032 c_w.l(libinit2.o) - 0x08000162 0x08000162 0x00000002 Code RO 1073 .ARM.Collect$$libinit$$00000033 c_w.l(libinit2.o) - 0x08000164 0x08000164 0x00000002 Code RO 1093 .ARM.Collect$$libshutdown$$00000000 c_w.l(libshutdown.o) - 0x08000166 0x08000166 0x00000000 Code RO 1106 .ARM.Collect$$libshutdown$$00000002 c_w.l(libshutdown2.o) - 0x08000166 0x08000166 0x00000000 Code RO 1108 .ARM.Collect$$libshutdown$$00000004 c_w.l(libshutdown2.o) - 0x08000166 0x08000166 0x00000000 Code RO 1111 .ARM.Collect$$libshutdown$$00000007 c_w.l(libshutdown2.o) - 0x08000166 0x08000166 0x00000000 Code RO 1114 .ARM.Collect$$libshutdown$$0000000A c_w.l(libshutdown2.o) - 0x08000166 0x08000166 0x00000000 Code RO 1116 .ARM.Collect$$libshutdown$$0000000C c_w.l(libshutdown2.o) - 0x08000166 0x08000166 0x00000000 Code RO 1119 .ARM.Collect$$libshutdown$$0000000F c_w.l(libshutdown2.o) - 0x08000166 0x08000166 0x00000002 Code RO 1120 .ARM.Collect$$libshutdown$$00000010 c_w.l(libshutdown2.o) - 0x08000168 0x08000168 0x00000000 Code RO 998 .ARM.Collect$$rtentry$$00000000 c_w.l(__rtentry.o) - 0x08000168 0x08000168 0x00000000 Code RO 1000 .ARM.Collect$$rtentry$$00000002 c_w.l(__rtentry2.o) - 0x08000168 0x08000168 0x00000006 Code RO 1012 .ARM.Collect$$rtentry$$00000004 c_w.l(__rtentry4.o) - 0x0800016e 0x0800016e 0x00000000 Code RO 1002 .ARM.Collect$$rtentry$$00000009 c_w.l(__rtentry2.o) - 0x0800016e 0x0800016e 0x00000004 Code RO 1003 .ARM.Collect$$rtentry$$0000000A c_w.l(__rtentry2.o) - 0x08000172 0x08000172 0x00000000 Code RO 1005 .ARM.Collect$$rtentry$$0000000C c_w.l(__rtentry2.o) - 0x08000172 0x08000172 0x00000008 Code RO 1006 .ARM.Collect$$rtentry$$0000000D c_w.l(__rtentry2.o) - 0x0800017a 0x0800017a 0x00000002 Code RO 1027 .ARM.Collect$$rtexit$$00000000 c_w.l(rtexit.o) - 0x0800017c 0x0800017c 0x00000000 Code RO 1075 .ARM.Collect$$rtexit$$00000002 c_w.l(rtexit2.o) - 0x0800017c 0x0800017c 0x00000004 Code RO 1076 .ARM.Collect$$rtexit$$00000003 c_w.l(rtexit2.o) - 0x08000180 0x08000180 0x00000006 Code RO 1077 .ARM.Collect$$rtexit$$00000004 c_w.l(rtexit2.o) - 0x08000186 0x08000186 0x00000002 PAD - 0x08000188 0x08000188 0x00000040 Code RO 768 * .text startup_stm32f10x_md.o - 0x080001c8 0x080001c8 0x00000006 Code RO 994 .text c_w.l(heapauxi.o) - 0x080001ce 0x080001ce 0x0000004a Code RO 1014 .text c_w.l(sys_stackheap_outer.o) - 0x08000218 0x08000218 0x00000012 Code RO 1016 .text c_w.l(exit.o) - 0x0800022a 0x0800022a 0x00000002 PAD - 0x0800022c 0x0800022c 0x00000008 Code RO 1024 .text c_w.l(libspace.o) - 0x08000234 0x08000234 0x0000000c Code RO 1085 .text c_w.l(sys_exit.o) - 0x08000240 0x08000240 0x00000002 Code RO 1096 .text c_w.l(use_no_semi.o) - 0x08000242 0x08000242 0x00000000 Code RO 1098 .text c_w.l(indicate_semi.o) - 0x08000242 0x08000242 0x00000004 Code RO 4 i.BusFault_Handler stm32f10x_it.o - 0x08000246 0x08000246 0x00000002 Code RO 5 i.DebugMon_Handler stm32f10x_it.o - 0x08000248 0x08000248 0x00000116 Code RO 827 i.GPIO_Init stm32f10x_gpio.o - 0x0800035e 0x0800035e 0x00000004 Code RO 6 i.HardFault_Handler stm32f10x_it.o - 0x08000362 0x08000362 0x00000002 PAD - 0x08000364 0x08000364 0x00000050 Code RO 127 i.I2C1_Init main.o - 0x080003b4 0x080003b4 0x000000b4 Code RO 128 i.I2C1_Read main.o - 0x08000468 0x08000468 0x00000018 Code RO 341 i.I2C_AcknowledgeConfig stm32f10x_i2c.o - 0x08000480 0x08000480 0x0000002a Code RO 343 i.I2C_CheckEvent stm32f10x_i2c.o - 0x080004aa 0x080004aa 0x00000018 Code RO 346 i.I2C_Cmd stm32f10x_i2c.o - 0x080004c2 0x080004c2 0x00000002 PAD - 0x080004c4 0x080004c4 0x00000038 Code RO 349 i.I2C_DeInit stm32f10x_i2c.o - 0x080004fc 0x080004fc 0x0000002c Code RO 129 i.I2C_GPIO_Config main.o - 0x08000528 0x08000528 0x00000018 Code RO 353 i.I2C_GenerateSTART stm32f10x_i2c.o - 0x08000540 0x08000540 0x00000018 Code RO 354 i.I2C_GenerateSTOP stm32f10x_i2c.o - 0x08000558 0x08000558 0x000000ec Code RO 360 i.I2C_Init stm32f10x_i2c.o - 0x08000644 0x08000644 0x00000008 Code RO 365 i.I2C_ReceiveData stm32f10x_i2c.o - 0x0800064c 0x0800064c 0x00000012 Code RO 367 i.I2C_Send7bitAddress stm32f10x_i2c.o - 0x0800065e 0x0800065e 0x00000004 Code RO 368 i.I2C_SendData stm32f10x_i2c.o - 0x08000662 0x08000662 0x00000004 Code RO 7 i.MemManage_Handler stm32f10x_it.o - 0x08000666 0x08000666 0x00000002 Code RO 8 i.NMI_Handler stm32f10x_it.o - 0x08000668 0x08000668 0x00000002 Code RO 9 i.PendSV_Handler stm32f10x_it.o - 0x0800066a 0x0800066a 0x00000002 PAD - 0x0800066c 0x0800066c 0x00000020 Code RO 558 i.RCC_APB1PeriphClockCmd stm32f10x_rcc.o - 0x0800068c 0x0800068c 0x00000020 Code RO 559 i.RCC_APB1PeriphResetCmd stm32f10x_rcc.o - 0x080006ac 0x080006ac 0x00000020 Code RO 560 i.RCC_APB2PeriphClockCmd stm32f10x_rcc.o - 0x080006cc 0x080006cc 0x00000008 Code RO 130 i.RCC_Configuration main.o - 0x080006d4 0x080006d4 0x000000d4 Code RO 568 i.RCC_GetClocksFreq stm32f10x_rcc.o - 0x080007a8 0x080007a8 0x00000002 Code RO 10 i.SVC_Handler stm32f10x_it.o - 0x080007aa 0x080007aa 0x00000008 Code RO 775 i.SetSysClock system_stm32f10x.o - 0x080007b2 0x080007b2 0x00000002 PAD - 0x080007b4 0x080007b4 0x000000e0 Code RO 776 i.SetSysClockTo72 system_stm32f10x.o - 0x08000894 0x08000894 0x00000002 Code RO 11 i.SysTick_Handler stm32f10x_it.o - 0x08000896 0x08000896 0x00000002 PAD - 0x08000898 0x08000898 0x00000060 Code RO 778 i.SystemInit system_stm32f10x.o - 0x080008f8 0x080008f8 0x00000004 Code RO 12 i.UsageFault_Handler stm32f10x_it.o - 0x080008fc 0x080008fc 0x00000016 Code RO 131 i.main main.o - 0x08000912 0x08000912 0x00000002 PAD - 0x08000914 0x08000914 0x00000020 Data RO 1151 Region$$Table anon$$obj.o + 0x08000000 0x08000000 0x000000ec Data RO 1037 RESET startup_stm32f10x_md.o + 0x080000ec 0x080000ec 0x00000008 Code RO 1092 * !!!main c_w.l(__main.o) + 0x080000f4 0x080000f4 0x00000034 Code RO 1249 !!!scatter c_w.l(__scatter.o) + 0x08000128 0x08000128 0x0000001c Code RO 1251 !!handler_zi c_w.l(__scatter_zi.o) + 0x08000144 0x08000144 0x00000002 Code RO 1119 .ARM.Collect$$libinit$$00000000 c_w.l(libinit.o) + 0x08000146 0x08000146 0x00000000 Code RO 1126 .ARM.Collect$$libinit$$00000002 c_w.l(libinit2.o) + 0x08000146 0x08000146 0x00000000 Code RO 1128 .ARM.Collect$$libinit$$00000004 c_w.l(libinit2.o) + 0x08000146 0x08000146 0x00000000 Code RO 1131 .ARM.Collect$$libinit$$0000000A c_w.l(libinit2.o) + 0x08000146 0x08000146 0x00000000 Code RO 1133 .ARM.Collect$$libinit$$0000000C c_w.l(libinit2.o) + 0x08000146 0x08000146 0x00000000 Code RO 1135 .ARM.Collect$$libinit$$0000000E c_w.l(libinit2.o) + 0x08000146 0x08000146 0x00000000 Code RO 1138 .ARM.Collect$$libinit$$00000011 c_w.l(libinit2.o) + 0x08000146 0x08000146 0x00000000 Code RO 1140 .ARM.Collect$$libinit$$00000013 c_w.l(libinit2.o) + 0x08000146 0x08000146 0x00000000 Code RO 1142 .ARM.Collect$$libinit$$00000015 c_w.l(libinit2.o) + 0x08000146 0x08000146 0x00000000 Code RO 1144 .ARM.Collect$$libinit$$00000017 c_w.l(libinit2.o) + 0x08000146 0x08000146 0x00000000 Code RO 1146 .ARM.Collect$$libinit$$00000019 c_w.l(libinit2.o) + 0x08000146 0x08000146 0x00000000 Code RO 1148 .ARM.Collect$$libinit$$0000001B c_w.l(libinit2.o) + 0x08000146 0x08000146 0x00000000 Code RO 1150 .ARM.Collect$$libinit$$0000001D c_w.l(libinit2.o) + 0x08000146 0x08000146 0x00000000 Code RO 1152 .ARM.Collect$$libinit$$0000001F c_w.l(libinit2.o) + 0x08000146 0x08000146 0x00000000 Code RO 1154 .ARM.Collect$$libinit$$00000021 c_w.l(libinit2.o) + 0x08000146 0x08000146 0x00000000 Code RO 1156 .ARM.Collect$$libinit$$00000023 c_w.l(libinit2.o) + 0x08000146 0x08000146 0x00000000 Code RO 1158 .ARM.Collect$$libinit$$00000025 c_w.l(libinit2.o) + 0x08000146 0x08000146 0x00000000 Code RO 1162 .ARM.Collect$$libinit$$0000002C c_w.l(libinit2.o) + 0x08000146 0x08000146 0x00000000 Code RO 1164 .ARM.Collect$$libinit$$0000002E c_w.l(libinit2.o) + 0x08000146 0x08000146 0x00000000 Code RO 1166 .ARM.Collect$$libinit$$00000030 c_w.l(libinit2.o) + 0x08000146 0x08000146 0x00000000 Code RO 1168 .ARM.Collect$$libinit$$00000032 c_w.l(libinit2.o) + 0x08000146 0x08000146 0x00000002 Code RO 1169 .ARM.Collect$$libinit$$00000033 c_w.l(libinit2.o) + 0x08000148 0x08000148 0x00000002 Code RO 1189 .ARM.Collect$$libshutdown$$00000000 c_w.l(libshutdown.o) + 0x0800014a 0x0800014a 0x00000000 Code RO 1202 .ARM.Collect$$libshutdown$$00000002 c_w.l(libshutdown2.o) + 0x0800014a 0x0800014a 0x00000000 Code RO 1204 .ARM.Collect$$libshutdown$$00000004 c_w.l(libshutdown2.o) + 0x0800014a 0x0800014a 0x00000000 Code RO 1207 .ARM.Collect$$libshutdown$$00000007 c_w.l(libshutdown2.o) + 0x0800014a 0x0800014a 0x00000000 Code RO 1210 .ARM.Collect$$libshutdown$$0000000A c_w.l(libshutdown2.o) + 0x0800014a 0x0800014a 0x00000000 Code RO 1212 .ARM.Collect$$libshutdown$$0000000C c_w.l(libshutdown2.o) + 0x0800014a 0x0800014a 0x00000000 Code RO 1215 .ARM.Collect$$libshutdown$$0000000F c_w.l(libshutdown2.o) + 0x0800014a 0x0800014a 0x00000002 Code RO 1216 .ARM.Collect$$libshutdown$$00000010 c_w.l(libshutdown2.o) + 0x0800014c 0x0800014c 0x00000000 Code RO 1094 .ARM.Collect$$rtentry$$00000000 c_w.l(__rtentry.o) + 0x0800014c 0x0800014c 0x00000000 Code RO 1096 .ARM.Collect$$rtentry$$00000002 c_w.l(__rtentry2.o) + 0x0800014c 0x0800014c 0x00000006 Code RO 1108 .ARM.Collect$$rtentry$$00000004 c_w.l(__rtentry4.o) + 0x08000152 0x08000152 0x00000000 Code RO 1098 .ARM.Collect$$rtentry$$00000009 c_w.l(__rtentry2.o) + 0x08000152 0x08000152 0x00000004 Code RO 1099 .ARM.Collect$$rtentry$$0000000A c_w.l(__rtentry2.o) + 0x08000156 0x08000156 0x00000000 Code RO 1101 .ARM.Collect$$rtentry$$0000000C c_w.l(__rtentry2.o) + 0x08000156 0x08000156 0x00000008 Code RO 1102 .ARM.Collect$$rtentry$$0000000D c_w.l(__rtentry2.o) + 0x0800015e 0x0800015e 0x00000002 Code RO 1123 .ARM.Collect$$rtexit$$00000000 c_w.l(rtexit.o) + 0x08000160 0x08000160 0x00000000 Code RO 1171 .ARM.Collect$$rtexit$$00000002 c_w.l(rtexit2.o) + 0x08000160 0x08000160 0x00000004 Code RO 1172 .ARM.Collect$$rtexit$$00000003 c_w.l(rtexit2.o) + 0x08000164 0x08000164 0x00000006 Code RO 1173 .ARM.Collect$$rtexit$$00000004 c_w.l(rtexit2.o) + 0x0800016a 0x0800016a 0x00000002 PAD + 0x0800016c 0x0800016c 0x00000040 Code RO 1038 * .text startup_stm32f10x_md.o + 0x080001ac 0x080001ac 0x00000006 Code RO 1090 .text c_w.l(heapauxi.o) + 0x080001b2 0x080001b2 0x0000004a Code RO 1110 .text c_w.l(sys_stackheap_outer.o) + 0x080001fc 0x080001fc 0x00000012 Code RO 1112 .text c_w.l(exit.o) + 0x0800020e 0x0800020e 0x00000002 PAD + 0x08000210 0x08000210 0x00000008 Code RO 1120 .text c_w.l(libspace.o) + 0x08000218 0x08000218 0x0000000c Code RO 1181 .text c_w.l(sys_exit.o) + 0x08000224 0x08000224 0x00000002 Code RO 1192 .text c_w.l(use_no_semi.o) + 0x08000226 0x08000226 0x00000000 Code RO 1194 .text c_w.l(indicate_semi.o) + 0x08000226 0x08000226 0x00000004 Code RO 4 i.BusFault_Handler stm32f10x_it.o + 0x0800022a 0x0800022a 0x00000002 Code RO 5 i.DebugMon_Handler stm32f10x_it.o + 0x0800022c 0x0800022c 0x00000116 Code RO 442 i.GPIO_Init stm32f10x_gpio.o + 0x08000342 0x08000342 0x00000012 Code RO 446 i.GPIO_ReadInputDataBit stm32f10x_gpio.o + 0x08000354 0x08000354 0x00000004 Code RO 449 i.GPIO_ResetBits stm32f10x_gpio.o + 0x08000358 0x08000358 0x00000004 Code RO 450 i.GPIO_SetBits stm32f10x_gpio.o + 0x0800035c 0x0800035c 0x00000004 Code RO 6 i.HardFault_Handler stm32f10x_it.o + 0x08000360 0x08000360 0x00000004 Code RO 7 i.MemManage_Handler stm32f10x_it.o + 0x08000364 0x08000364 0x00000002 Code RO 8 i.NMI_Handler stm32f10x_it.o + 0x08000366 0x08000366 0x00000002 Code RO 9 i.PendSV_Handler stm32f10x_it.o + 0x08000368 0x08000368 0x00000020 Code RO 782 i.RCC_APB2PeriphClockCmd stm32f10x_rcc.o + 0x08000388 0x08000388 0x00000008 Code RO 130 i.RCC_Configuration main.o + 0x08000390 0x08000390 0x00000050 Code RO 262 i.SCCB_Init sccb.o + 0x080003e0 0x080003e0 0x00000040 Code RO 263 i.SCCB_No_Ack sccb.o + 0x08000420 0x08000420 0x00000050 Code RO 264 i.SCCB_RD_Byte sccb.o + 0x08000470 0x08000470 0x0000004e Code RO 265 i.SCCB_RD_Reg sccb.o + 0x080004be 0x080004be 0x00000002 PAD + 0x080004c0 0x080004c0 0x00000024 Code RO 266 i.SCCB_SDA_IN sccb.o + 0x080004e4 0x080004e4 0x00000024 Code RO 267 i.SCCB_SDA_OUT sccb.o + 0x08000508 0x08000508 0x00000034 Code RO 268 i.SCCB_Start sccb.o + 0x0800053c 0x0800053c 0x00000034 Code RO 269 i.SCCB_Stop sccb.o + 0x08000570 0x08000570 0x00000084 Code RO 270 i.SCCB_WR_Byte sccb.o + 0x080005f4 0x080005f4 0x00000002 Code RO 10 i.SVC_Handler stm32f10x_it.o + 0x080005f6 0x080005f6 0x00000008 Code RO 1045 i.SetSysClock system_stm32f10x.o + 0x080005fe 0x080005fe 0x00000002 PAD + 0x08000600 0x08000600 0x000000e0 Code RO 1046 i.SetSysClockTo72 system_stm32f10x.o + 0x080006e0 0x080006e0 0x00000002 Code RO 11 i.SysTick_Handler stm32f10x_it.o + 0x080006e2 0x080006e2 0x00000002 PAD + 0x080006e4 0x080006e4 0x00000060 Code RO 1048 i.SystemInit system_stm32f10x.o + 0x08000744 0x08000744 0x00000004 Code RO 12 i.UsageFault_Handler stm32f10x_it.o + 0x08000748 0x08000748 0x0000001a Code RO 272 i.delay_us sccb.o + 0x08000762 0x08000762 0x00000028 Code RO 131 i.main main.o + 0x0800078a 0x0800078a 0x00000002 PAD + 0x0800078c 0x0800078c 0x00000010 Data RO 1247 Region$$Table anon$$obj.o - Execution Region ER_RW (Exec base: 0x20000000, Load base: 0x08000934, Size: 0x00000014, Max: 0xffffffff, ABSOLUTE) + Execution Region ER_RW (Exec base: 0x20000000, Load base: 0x0800079c, Size: 0x00000000, Max: 0xffffffff, ABSOLUTE) + + **** No section assigned to this execution region **** + + + Execution Region ER_ZI (Exec base: 0x20000000, Load base: 0x0800079c, Size: 0x00000660, Max: 0xffffffff, ABSOLUTE) Exec Addr Load Addr Size Type Attr Idx E Section Name Object - 0x20000000 0x08000934 0x00000014 Data RW 588 .data stm32f10x_rcc.o - - - Execution Region ER_ZI (Exec base: 0x20000014, Load base: 0x08000948, Size: 0x00000664, Max: 0xffffffff, ABSOLUTE) - - Exec Addr Load Addr Size Type Attr Idx E Section Name Object - - 0x20000014 - 0x00000060 Zero RW 1025 .bss c_w.l(libspace.o) - 0x20000074 0x08000948 0x00000004 PAD - 0x20000078 - 0x00000200 Zero RW 766 HEAP startup_stm32f10x_md.o - 0x20000278 - 0x00000400 Zero RW 765 STACK startup_stm32f10x_md.o + 0x20000000 - 0x00000060 Zero RW 1121 .bss c_w.l(libspace.o) + 0x20000060 - 0x00000200 Zero RW 1036 HEAP startup_stm32f10x_md.o + 0x20000260 - 0x00000400 Zero RW 1035 STACK startup_stm32f10x_md.o ============================================================================== @@ -810,18 +844,18 @@ Image component sizes Code (inc. data) RO Data RW Data ZI Data Debug Object Name - 334 24 0 0 0 2313 main.o + 48 0 0 0 0 1631 main.o + 636 40 0 0 0 4779 sccb.o 64 26 236 0 1536 812 startup_stm32f10x_md.o - 278 0 0 0 0 2184 stm32f10x_gpio.o - 460 20 0 0 0 8037 stm32f10x_i2c.o - 26 0 0 0 0 235306 stm32f10x_it.o - 308 38 0 20 0 5303 stm32f10x_rcc.o + 304 0 0 0 0 3968 stm32f10x_gpio.o + 26 0 0 0 0 218438 stm32f10x_it.o + 32 6 0 0 0 601 stm32f10x_rcc.o 328 28 0 0 0 2077 system_stm32f10x.o ---------------------------------------------------------------------- - 1810 136 268 20 1536 256032 Object Totals - 0 0 32 0 0 0 (incl. Generated) - 12 0 0 0 0 0 (incl. Padding) + 1446 100 252 0 1536 232306 Object Totals + 0 0 16 0 0 0 (incl. Generated) + 8 0 0 0 0 0 (incl. Padding) ---------------------------------------------------------------------- @@ -832,7 +866,6 @@ Image component sizes 12 0 0 0 0 0 __rtentry2.o 6 0 0 0 0 0 __rtentry4.o 52 8 0 0 0 0 __scatter.o - 26 0 0 0 0 0 __scatter_copy.o 28 0 0 0 0 0 __scatter_zi.o 18 0 0 0 0 80 exit.o 6 0 0 0 0 152 heapauxi.o @@ -849,17 +882,17 @@ Image component sizes 2 0 0 0 0 68 use_no_semi.o ---------------------------------------------------------------------- - 278 16 0 0 100 584 Library Totals - 6 0 0 0 4 0 (incl. Padding) + 250 16 0 0 96 584 Library Totals + 4 0 0 0 0 0 (incl. Padding) ---------------------------------------------------------------------- Code (inc. data) RO Data RW Data ZI Data Debug Library Name - 272 16 0 0 96 584 c_w.l + 246 16 0 0 96 584 c_w.l ---------------------------------------------------------------------- - 278 16 0 0 100 584 Library Totals + 250 16 0 0 96 584 Library Totals ---------------------------------------------------------------------- @@ -868,15 +901,15 @@ Image component sizes Code (inc. data) RO Data RW Data ZI Data Debug - 2088 152 268 20 1636 254948 Grand Totals - 2088 152 268 20 1636 254948 ELF Image Totals - 2088 152 268 20 0 0 ROM Totals + 1696 116 252 0 1632 231310 Grand Totals + 1696 116 252 0 1632 231310 ELF Image Totals + 1696 116 252 0 0 0 ROM Totals ============================================================================== - Total RO Size (Code + RO Data) 2356 ( 2.30kB) - Total RW Size (RW Data + ZI Data) 1656 ( 1.62kB) - Total ROM Size (Code + RO Data + RW Data) 2376 ( 2.32kB) + Total RO Size (Code + RO Data) 1948 ( 1.90kB) + Total RW Size (RW Data + ZI Data) 1632 ( 1.59kB) + Total ROM Size (Code + RO Data + RW Data) 1948 ( 1.90kB) ============================================================================== diff --git a/cmos/gc0307/stm32/Objects/gc0307.axf b/cmos/gc0307/stm32/Objects/gc0307.axf index 84424231c2db2c41ad3cd2af623d1298d7283ce4..4a3c85342a3775b34bb2eeda7bdbbe81de9d4981 100644 GIT binary patch delta 13537 zcmcJW33L?4na8WTds>4KFz7-C0V6;lafmaHZ7@2KIE9SFWrHOljf4Olkw!$efl&w; z9ADV&P20QVc(!94UjbwyC(n+_8pk=jURdnJFZMc079U9+0&Nn$g3LkG|)^s6%OyM$Y`n7j?D(r=~IA0v2SPWwB9gB zkn|y)`8VUN#yL%6{v~nD&y?d+AM?+Ej>Pq_`@PBh2T=A4&d3)T{6Fib#UfQi)@7@`>yjN883N&0UkMsMATx0&?q4|i8p}_4_7HX6(fsRUxYfm zd=aCM*WYy5d$}%FUqn>cgC~~^l5xI>^B@dp?8;BtvroH^N99{kQI;czG-iL&VEze1 z$j^O_{1E)F6!zQq2uIX%s(2|X7>iFCh#xJPBMb)zvIz2=A>=)9yvQR@!!`MBfqkcS zCNXIkQ4nD*C&~~yP^l=hYoD=SzmpoA?v|Tr%}O2@A*%v-PQ)ig+KY1oSmvC#!oy_0 z6-+H5`zgrP4vhYkQpsVkyeFjJsc=V(Bf`P$F@fM+3hz<4Q{lY|?^F0rmu2c1`oymh zaDGx`_n@173Ar4qbDTo~Cy&m(qLywz%bxL6M45R`;iDd=Oq|Cng#6RJBR+23n>;3; zN`3}Qx(9BzEKXvl-jMkWppVP^l5LuY$;%Y${p7pMtkF7qVPsc0WsYvXsUx<8uBX!G zXy&O5^pO!=J!7w%Y$X&tjc1h(t9r?9>xRM!e35mm=oYK2xXjFhxI>4c*gBQJGyyk( z!3_>0-U@E&G@ryheSSFfOEL|^*U%JZ*;jaF<<9EL9Sv<^W=yE8tZre6SC}@Lu}O(% ztl#ISY7w<(HS!6=!7?p|)^&xH{b4#u8Jxo-s>*T?^cR zB77{lwt zx6UjZJ5ORBylq4)TElBw3Y*)T!l70cXq?WN_CUwRrR7W920~an zhYp#mXsFp9RX{k-FCM?5P~D)=NqEreUC|X!!^vKpJ(~4aX+{*Q*n_Lbq}+wvHk5|G zN;wR%z|7$oPMCFieJyp_jWjaRXjO&bDtCbMOPX0ywrq8!$ZA1DxQ%gXa+n;EvV#SV z%wX(Q$(3adO)Rhs9pE@b&heRbrb0XvYsovkvwEq9zjOY9TLXHD<6j!Qjgnsf91aD? z{Qt%EKF7)^72YE>@=}1EKE@Uw)A%FWFgO0{+GR~G?ct*8a5d^-Ty%43o-BR4ZCNZi zR@V%OZmq0r4Yi@aFz1mf3-AqFkQC>6gABFuGQ;X!ax^j%V+y$sVtmN`i^iYjP9~k_ zMrt?7irk8^j&K`EcIDyL_8L_7EYkZiEN`x9Z*2`Vg&Uh|aqBih@~%hPLTM-AFL18C z8Q9X?=16`>W>I>KDBRf68mf2HhlIMJsj<3kyCc~R3676&xYBeB!sF+RFRL28evhol7{PYy}M%U1FYJF9mvQH-y3 zM$>ajy*V|ku(`3Nxhd3S4d2`tp_lSDoV^so2b_O38bZNs=+#aP(g;h7t7~1#H((HJ zajUH`Hf)m-ASib6^Xm`a5X`qmZElFrG@%z~2i_!$KjD0X6T|v7m7W-+Q77f0wi@@6 z8vW={5$)m87}l8^(9dK*EeHn3^Ef^Cg44~&qd81E5|KU(z3h3;SD4~nlr~r9W3=T` zeG(Olz|kE|oow2PFs*1I@dx!`VaSyEwmAmdE(b zxYW9_qyE0DV~EgPjwXzG$c|yewKugj)Hj7{gY;6&z07&GSsU6>eOo17Yh2m}k&T89 zmiQ368CR*7grW*gZf+o92?;;tr4R_=?Ic{_WKiVdbx$0!cTc0)=DRo_MKf|XTdTtj&2TNP`Y5wjZq*~Rd+ z`BL-hX$6-?hYV^}JiQx96c}yYTsJO?j~f)f6|6L7QX)2ucH*CBdM7rVDkJp^6d@f} zXT$s2In%1&cBgj9XMMb_PGhFEe*1s%9oE7fnbv~F+qA8^^}D9=*3$Zq;_g8aoi$pc z!XZot;-&~6K8@a}K3)HtW^x}-*3ctO#`)(M)B797e;#a1vjvam>8@vbL;AS>2pOj& zqnMdwCi#5kIDC%r@l@1h&Dy$~&$OQ2`c~X7;bgouaa+oEdf@O{aQ)Ex27YX;mr>qt zCi}ExxS(?^1iJXE(O+?roT_m3F&iOC7L7y;_r>aq46cvfEvWA@L)^oh%6ul(in>zV zN`g)WKEs?ULXg3X)H}?HkiqIh2%W9IXSb*XJvg$ zLvzknTGqNcntM{lH(7H#a^}&C3pHI3J%B>hL^Csx6iSTK8>ac$!bnc&T;6{!AWtaQ|3;C(NWgj)1cYt7l)D*ph<6FM#%~BoxeX0UyzWwvAvA zWlUSdh8VU2q>QH2WQORhH};N+bFOa^{;7jV|6*5eXvm70&9M&cKWaUBu&}G}&X5*K z)eJsm$&#`)t5;R7Z*2&N@@s1`cWs*+oYS#@@l02>CRAPP(af2{_|$^-y1GzndBg3Y zxxuU&TIM&`WmR;{t#lOGv*u&12 zO{i6amcwM5j#Fc4k!!Jh^BRk}FB#CTt;P<1S!}zphd|ziA6YmNg|Bl~j$R9~CW@JC zy53m_L`~$fi7~X_si@)xr{z%_cU41PoLCbUI?JM{g;=wY-bwLE=qYy|J*`RT7>841 z9gDD0h^xnO$_0kVzgt20M#gBCA9WDTh11fa#f-h_)ysK4WNs_ca)&U%Jf4m*I5l=2 z7VqNfJ2)`{j%>mw_8@U;?B{v*zCY_h|0F^8r*wO#GY^gpRbqL#TWGHcGCsDIPxI&i>M;% zJR|Uzwq6B-F<)iLnAb`sJ#CUoCVkMuq@Utp((lCpEbU281F~f3BaD_=Qa}bYb&yOB zXk9Cr^fc#^OnTY?kW6}-14<@6t)V27o?dy91JuoEohAijK=T60I| z4~qaiOnTZKkoKgf)rI81t+@I%R!LGo2DB=YOb%${RWj*m0U{YsD7!~th=Pt@v%mAP zo*AJ92?=!E(^dGSwTk2_T+m`eGCdbn9zF=B^@P-a6Bo3$kbDFevPIuUIvPn$aSwz2bs$~g>@VOs(9?8@T#)}o;2sYz=eXIj^N<1U zk;%?NTo0!CjC9ZrmYs$4*mI5c4dMsDvM&&S3rv%7SsqW4_;N~eH%Dia2emK((|UOj zZ&dil3MbLp+C9j=RpDQNX(dc16wq5>T3JcH5P^UeaZ=C^rgfU+5j2Bw52|3h!ar4b zA~rhZLH6xnTE3Hv0=Q4nM}Dgag6_8_RDc|mf~zzZ1i*pDDm=`=w-TGs;~?Hn%)rPL z*|&I@^tXX=_|M}H0*bH*1oUM8VA30$&D`Km%VQd-riA zy&pS~SjvcR!APG5rY}dF@)6E5A&>{Pc)G$Apd5n9;UYy}0Y+;?0Hoif=-a?6-68xc zeFPO+ia{56jiiKbIrO(W z4uwCp!VjS@_B0?48=?;5`KJn|MFkF*C|s}b0fmn!{F=faDjbK^fCzxb9}$2QxLl%e zy}}0+KBDkz3V*0@9JVki05SfF09*m;7Xg(hT<7OE9` z9~;?8X=)|yhthjr^94!+))Bk)ivWbcZ6sBo_TqXJz$;Tc3)JGf75;(3XBEDz@Hos| zu!xR1%!Pnhwy1`tHlBdg0RK@|GrDs`wEfOl|BpKSzuU|Fqm`8M14@g(1HOo{eF5~8 z@~0I2D`5N{$WN;t(x3L|1KM8)nnt?m!v}FE_`EA3zCYp^h##Sh);N2_F%b8d_z3ud z`*KMHKL`F4Og@NTba|%BZz%ddgLU^7lYKuJ(>4(>aU=!%?MtKqS}+-0A{hoZD7;$X zI)!&Bd`RJ^2Xln|WUzq!THy-{YnXp~101jLwF<9MxN#8U{l9;Z0Fy?Ak1PC|!tW`3 zQQ=YeMgZTrJGTrO&H%5F96^e&_X@yk6>d`afWnU|{G!6|fLF;1;r{~6DUhOYHh8^9f4#!1z?D*u7Ow|aONRg27)L}e-U&g-W3V4gKhmX~O+o<+e8ANc ze^22bDg18=f1vO{l=1wN!?dKq70gw5xxzIH?^5_)g&$S8OEQf=6u>DdaQQ8TKT!CJ z!tu$28!%qsISLoLEXF?yV4Y$RQaG&eL4|FFk0{)&@Gl&Wh{u8g_)o>4S7Cq3;1-Tk zc!t6Y6<(q6X2B8XxugJ^6@#xS{7r?AD*P*j-vQs{>C_j&&w}agN>5orDq}yu_~Quh zm}Ek5%)^VpUEt+Z0Q$Ayzk|_v1>X!FjR}Z&N}%87GSqAmc(1~T!PmI<0sSan8f*d65A-F6!Sus@Sz#xbewZ)$esBYrHqt48C%|`sDMQ3BfFA&_ zbopOtPxto_V7E~iya9s@Y&eLNqrf}huYgNk{fA&Ixy6P&Is63tzK7}Oj>E7Ro#WaM z2j2+JaXAJ26>z7^lOhn%zZu9Df$H?*Sinw|IyrS`gq6ORLdXT0IV~0+SGIkJ61x_H4sgAiv{m$Ps(XV!zeB zcDH|B!q1Jwo^lN7*GDeVHZ1m7Jw!jgkVro)i~)Y-;woqldL;dRs3Avg2HQXJ8LPXG z8Actqj}0@neYqiL=--n?<@oiX_#K-oa5v-0&k5V-Gd9@aI3r{a_ZtEGWuGzIULJ4M z*dO?fG<%2NxX}GYwRUu0AQ&R#BJ0VgGcYaiblWVvOw09&fxDr_aB>)}EVfoa%li)A*5T&{v1{naReV zoU5CPjj8(l`E!LyRJq9RDKM7nWSViKF@`R>kIpxq;t9CQscEeXlAG?TnMV6CYt&Ys zy{g1mXpfj;JZC?%%ot_&lo&?$x?Iyv&&Ddk8c6 zJi8qt^G%FjhnCvkE;A;XwYT6qiP84Y=-S`N*z1P<7rK7)E7+;L#!kHn*ALyTvtR1= z;+u@g3HR%aVce&+>?ynPCS#mg^|;PXrP=qv(l_NLou%0)U}!GF<)Ult_aIK|_(W%i MDb?@ z+4-Jx?z!ild+uZI%-+4}^TAsl7_w=&a)ZP?YwDeB3r>fFxh63`lUOnHvcYVPoB4^q z#LYYjnR%M=8FVnuHy-9;w&TGp=BWga$Ze3j4Knv5?FmlhL<0ZE{BbD@S+Apy^`6@| zVC$wMEa#fgwV{WON?GrOr9-UuZ1sF;*yv+fjQLPP@42V$S#w~`zJDH$W}UjHm-N&Vu$z^&+WE`mOpC>Abu<;DFB=oXeP>9J$7UQ+-cbD*1L*JI<06w&%OQFgEHb zsi?}udX;ayRjhY=AM-!j=VUX#I^O+W#c*@nP=hiM@Z+co>5B14(EIcS6}vdpH;|OiOK95mc@#8IyO`s>t5*ScJ??n z)PHq+Vqv+XyS=jgDMy5z%1&crnE$pLbALR-8U9pukL^`L&QB%x#tP|>httSMH}G$L!8*nSnsQ_O?RaS zRparq-q-u~q8b>J{Xgk*u#xyLv$lw%>iE~2zw?l6j#O?GphIMTyjjm)r?V72rqj>* zMClE#-{Fj$6k%g`Mx5h5=zFz$8%n;n-Cf=qVZD#`z1QdIKD+9d|LW}>_0R5aBA;fv zw{`m=@!cv5P?he);yS+X8U#z$O*p;g` z{p)CN`AGk|ZP)rYl=nh;_gEP6Wr@3d`-Zj~JVAGGZ1?sX#^cI=wQI+-M|!V?SB756 z$}0x5t=CCRig<3^`$T)?(4B!^Npkd{5S{UYa_O4(N;;_}psp(!8^6nLC^Rxhg?15Yh4RQ_l(2;Q9Y*-|5*FbG5oW8lH)YjUvI4#`KzMZ*+JKWfjuX4 zI-7j*&XJtr=qWHhhao-NgLc7l=#{dw^Jgb3kGo7 zf>|#O7--O5Sm5Hc^1uxPvp{>H^{IdT<4adl$+J{iav{q;A4O+=FV0=X?zlAb_}3qQ zcl_&re|!Av3EwjR@vmdw>OIM%Y~K6&eGo53&sznIYyToQVGlY%ZvQmEc?(s|N`T|)-tO3JH{UyPpIfzKSAgfGP?;56Zd;G1y;MgTKL z=Vig$F-n;AMIdj+t*QJJp5bOFAOR{AlNkHAlX=GCGLZYDjetq|A{cfdr(e0w0gjM= z67=o5yoLTMG9r&a52wSux_;!BkISqwOVZBgT13VP+ zq?9u3hJw>^8OU9`&beN`jyxiGZ$Nf0=Uufmc)74hF>*d^2ukI6i`-FA%uSq zK80>$?vJQCs&d&2zZaD?9PNWD)(F!`E_?p>!q;ay*eOZpQ^u1ZY_5!Q^>;&WaG!aR z%-+r0H9xmRb|0=`>|pM$Tk}gC?gN)Gw%NDq!0>5fqz1M2{91KF{vf%dxmhjGuTe?{ zqln1)^j|o9r^M#Pf;BS}k&c#Ct6NqyU%|Zdkey=;JEbZk-FZp_=%wiiJe*OM&d50> z5DJ=fosr7K%NnA=U?R9|W%JU`_!aFfp_avL=q@Hrra)tCe$w`~GTrvgXCokUVf*tA z?x$qN&C8NxHz(KsU`1fjqK=l%&Qc-o z;fz4@Qb8CX2&F4l{$N?lq9rYhj5I)XMXBst-@EQ9~D0-8%hY zcPmOZ&7tm`ey0>i=`L1xTQ|}F3ta>92)2a|V)VUu4b;jQu(xZ~Q zvZ1=38_OiYr8I3sU&FkE&thyFQx8`AlssIjU|rO_x}&3IMb~ofSBjBt6Sci`Dzw`l@e$1Q8-RmH+!b*)A*ng>*@B`sDS(RuG0n-fgtM+Dx*hFTV`UQ)YqMUq2Q-q|*^ ztXLGAlcfJlnvCLr>3}=qZOu!Q93t}W7Y){8IT0UFw}f^rqTys4&d*%%^vw=wZ?>D- zdZ3}Aw4tS=t-Y1ID7btPlZ5E0aCnqH*jx zoa->D+m!us~Hs10{<$Eu`M_0c7qXasNE@>}JlRoI}%Dm`44N z(OcChG;5)$(l4_ayWo!w={nCzy!UQxX9Q_KDyqBO_gSZh}I{ zOR;;SC{d`bqouj4Z6!KTqW=JNI;it8s$^j3T=lU~o#^?=49dm>YcIIgA?wvZAE}ok=WS-@qgxG~cRy zeY*AzS$!nDNNB&9X8SzxNzmTykZ!bV4@Bck5>i{N>i4Cqe+(pk9JACz9W|Zb;OwP* zzLKQhIJl#DrzUuBShatfuKiP8d)!8bbW<~12C&IlH&ASOBrFR_qA0dIYMApV9uZ+_RU24(H+yUDpqb(mKeIdGgMp$`n8Ukw$ zNm7`qx73*Y3Fb5m((|YnA;0Mry1E1PMN>-0Ev@P^(M@O3?fGZ~%P~@fiPm{MPWVhx zv{E6`=u+>Fj!_rHHxHnj{M&Js7dU057PYhAdNzB1bN_Jjn*Yb&Fi%Uz^B+xo1v@(h^w;H%~?Z}&8i%XWD z&vr{LSDri9eYQK-CAr5rB)2ZGOc(gn(~p4T5x2VM(v!1>L#K>8m%)qk)CHGb!e>b? zNyg+za(R8OlXG2X=DMclBCmnD$fgL{WVt8c%162ShT)$d=V+WGT-l(>1Kgt^G|)W` zq%kBek9Qa31Nh`86;gDFktV+n|47FOGdRP7%mAhHQ|Xu_eZ<}Mw%J|NagR2k8FZHN z8IicpQY4cbNzo3jNEE)IKB)w=Ei665#gcp-Jcv@{yM3;q+#mTqlp!nE=c6*A+%6X{ z{cx8wjO-)5TdaDgTJ+ZFHS@lcYKC;20v)n@q)YON^qZ{d&$gteIR@<7Pw8d&ACBP( zk?#g;x|1#GXx;$JpQCh?72;^+c#8y$_#`0<%TDLoMNrwKX%L3=w*O3;24qNY>`!{4 z#S$7|A^oBwgC!`Z*Alc1iX|-#pzsd{RjRjK_gL3xd{FI?pXHO>xgzQc;e5ItOP>_U z#i$OWIuX4H^nBD1Nu0`2F|MZIJcmn>>$BV=@xR37rg}uQq8=+rehmFP8E27RL4JqK z1LFZ}1)Xm(oQ6&qexGi*?53nH%79v(yF~vq8abTMsJ1PcFoAkcl0g&+-?^USxUeg{LO_hh&$59)xDn{Uj))3bghyBEhbcT7T+r zZ1$)RUKVk*y49nXMY3rygI(V+b;o5h9NV+htCvO`eIE6tr5Ac=AVWp|QGIP`$g$9^ zHZ8kQx>S8+*~}p{xFFR;w`5eKx@g6#YRPhsI(+#ib=mUibSh+}%&ua$)5Tt#4tAAs zUj=|;FHVUy(4{y?)J17-=c!HyL@KXf(?rqcv%`mp*iET=lOk zl*-gw+H*&l>ITbdkc%6s_(#6FbJYknXVplxWaR*9JEh1mrP!`swDL4*xawa%TpFtm zS+#%H@Qzl8dU#cEiF7uth15qPv2fg9OxG2GSlEA-zabp0Zm8mDJd-8`qZT0}!5RLN zH6g8dD% zV-*e2u*DyxQo1fi&?^?1zZQ`k!x3ERB2CYsB8(w z`t@xY`F3$l#!y>A={SqBTximgEQCFwk>eHcB9@>l<~88X5KGPe;^Nh~b)8t2=o(+L zCK8EM;EW*WD^r447T1Q?b-S&^3UOZfu2!uk>a4crccT!17S!qehIgouYDLe6d zWdo3XM7I%&Tf>vSSDK>jaf!FjqyeH&qH*91zp3qx$FPp6h$IhlIOXAZL!vYoElo6p zd1<|u$$2GZ2Ep7GN~ef+6h>x~Ng@`A)e}dk_iN7atlk>NO>g}2uh|zXz0i)KqBF~N?MZc(wYWJd1VzzQl@0+ zAdoCfGO@YTA5zJhzRoL+q(~XkAv7snH3>C@_1tb*@5n2~K&ewQB%=NViE2qCTxTRx zcm6GJVqJ=qAzdUAqI9!#p+J=TQJdwJ@}@>pw2TSElyEi))z!!1(QrIi#Y;G3SKh^Q ztmKU8r&9WPBp9p-2cqV-AY!8;G8r=SgVC}?s5XEhi#&MfioCK*Qlw0}_13+BglYo1 z<27>OoTelxLo&mMi%2FC4bRFLK#?GgpiAllup3RIga-o!`Q+9VErW8@55@UX2$i9R zLbC%k$)t0anW_CJUdhFftI@d`or3UIq@)x%bObSeL}J`k2)3Nngz2QHE!raGowdf^ z^%z512_HXr9R0954sY|(r}X9F>iw(p^JorOpx- z*YQDRa99v3u4r%S?Bv6u5~+?Q3_9j`;qfSe{(1iSej$(9%6R|UwP0}xGpDW}hMon@ z5NDAV43IJYOpYd*iBQ|+WrnBJn*9URp0!T0I6rO|4U?#L^iHX8&}<7&oxZ9Uk)VzRpS!-AZpCW`7mP?)pKOsF|f zIB~g&FwO99GLTBA8Qxl9k~&9w^=7FcXQhdx9y~B2r`=5W_P~gNt5O7Q-)JdUo&Hkx zzz!2JP%h>A%7R87ohHuFN#O9RqPprbafX~H<>pPq$jNJQb&8Wv-+yU@a=EEmYiHLK zedO{x!nfCa$766Num4W_ zrG4CFGWAsIzI}x`J4{5ie1E>yFvQ{U?le((r?x64<>j42P2veVYt|PIUw%n|c)RSp zrbaZr^1YrRPue(BG}1VXkA+X!c%@|;=~VC8>mK?G8?S7#R@CFjQ(xQb8nWBQo2>1d zEBUm$2RgEpUy2H#H{^=xpFULZ3nNU7x`8J|Wa@HhY!RIOutf}-*oufMa-L{QCcc@C zP&7uX%*IX0px=_dEK>$%iL%Kj$YL_uAFA&K?ocvQgvWpvlO!G-?f)%#2JKJML}>VY zlX<6jz{=sZnD~u*&`VZ2kBXaq<56A~wM6eL7SlgoOZtUT4Z<8zM;V!-hB7jR|I(O> zxpvaH#MHZqH@W%Maasn5hUOV#m43g)r%Z391j1b#8aT`%8 zbL46Z#zUVJ#m-3Gxg6j|U_mt%nGiNiF(%gPg6CYCf3)Nt`cj&-x>NCKep$*M z`EnYM)-idE=tHyS#e*f~6;YRZo+l1eyKR}{(*zpWcY%FR{|C zzjmlaD$M<3Iz!$0V*afkIemw1tXMQqt4e<;@V#wgL~5$>_R6byYWu6MA@A6jL9P1| zN1j%437#asXX8a;wc6E}IN)RWKlgnbHx{ba?hRtLw6`Z~=?B8ICbz(hJ%%9}kMZ%)r;A9?7RRyq1;sRR(UoI_tSSbyJ@!@9T_Q?))BCUSB4z zcFUhJ2P7B!zOnPs1E~AnE%f~}14Fx|QY!TQ%g%{c*J`)iBNcl8ZR4n0*ACOVo1`q? zw>D0K((n$i`_EbV-`TmdV_2iqK0Mh`=sRxb!9eXp7jCMl6ZLgFsV~O6y`s9HSUvhp zuGX_z%FfNe)M#R*Z8}@>_^!#s-g&Wp6Yss&##N7AgYNks1M}9|7*v*0t#qbbn72L? zOI`JG;j-(UqECmZCk|JB*Nsm7gyFhLH%PR3AkRkyzG^xcwysU4jrQDgSrYGbO$ ze>6-hzXLv1Z5&=%tIo$Ah4(p^Z*wLtzu!P(_uZC>D^(-hwl*W&ZqLN#cO?E#9a&z@ z##UEd>%09N$*s2cxO`h|Om5bYMyM{oz~M>OwQ$7Txgm=4Lf=pA>0%Ala1jD%h9k>& zX9jL6zPxwY*sA}k;XHcs@3wIgdeGjxO)AX)SsD-VJV_1wqagpDOsvUj(SZWrRyzwX zGE(sP?#;l^j(&%--Dl@u;-VdT&ry(fznv2d)Rk&Q1LeXrPl2NyJPvLDWlvKvvq5Xx zE*1E;**Oh!quL=nWAXjm&ItvA+SL;r1-|WePB4s?dj_7%JY;GNwAlW=efPA|lG2G& zFikvhV|bG1SR1TQ)UD)SKd{a*XpZs}L@>c18U5DQDniqcUnI3)vTbG4LiuhJTg)7c zdz2|)|1!ze7Zv#I%&JA92R}~>AHbAioP5yYpT=B=Of-sNjP7FM0t5JCO(GBwmk(_|_j^G-@lED}!> zp+~TPN{Lj@4OOPegdp>7N(OzANyfOPol1`?-b)G9piQMIqQ^HqB2>ugV*1B}MZYj= zj~B>tbC`*(-yrJCpy_er>|mg#x*{5g)2lUe0yVS4#r!|H-nf`fb4hxZtUsBR z3KDoET05~ULhlySOX%WBP6Nh%!T~(ZKyRnMwYu;O;N)rz?*Ms21eLEc%^`96>L;bs zb`HS8;@l)DR*N^bLoJuLHMgimf6G%Et(>Zro#HhL#B}}8I)ZSHs7;5X} zRC2%4A?lDGXvYI_JdmRQ+z#W)up_0=Ym&pX90FcJmO=?7tVpJ0r3nQp7 z8zjSb;%iUh>%|HBa+zN3H}or0S^^=X)J7E0JQ#X!lv3WWtDjpF4poN5s})!t;V*CS zawV@*bzw6_>EyN;B|EWvC!W{9EGpe*Zh5q2NgKYH*O93tXf0Dq6SAqIacGNGC=|8m!ILH?-C-438nb1F$3sl|sZ}TzwdPey2Hk0u z!P9PQW@OJ@78z|wtDLLwx8d#$JuXtB89^_Bug#hJZq)YbRNi1n`wGKx`M zcEE_aTpk24DzMv(C@atrJ5W>dQL`_p;fXZ`_UK56?;?N7@& zRe&;H{$%Y~Buypw1Gf?nAu47^_?VaTx}b#T#8tfDmGefD5RKA{V#=Gs)L?yGq`K1d zT*Lf;zzC%Xy+>%fU!x}yrggUWMFxlu9xz7zinkl^<{iD>0Dpf#l8wlaZurCXv&F35 zBuOtEK(a^ZM9qbxqI)vQK`F_7DCFwrMCnbz+#$#c^#2z0K!lTXp%>);Ns^;A^*W=B zGd>cG3gpHa7%V8op9Le{C~gsj6}Xe7l0oQWArx(_%P2L8r2ZnL=xw`*T6)Zv%e(a> zf{r1qv;_1#FLlzN2y#W7g!6__@BXPE(r`!A!SuZCuYww@AXPpk~4QPmlFdhKRpp+Z4d=)ESZzJPe$ z$wo$vW>iEqnvsDT%}A$86bvQRK~g!X;sndW;Z>KBgWAhTrwYu-h*eP6bd7`D7s;l# zUg_nx2ww~GUaOOd3a3}qs~i6?B5$3A7z#%MvuonokVmD0q3ctu%5WWSglcGg>ZI#Z za^(hhti+LKo&pc>DidY+~;V-HU-I$^o^{yT|lsnvL;y0(bdc_lShS91w zrI?x8HMMD@UEh+Dq?V2KsoY$>W#5|OpluT)PjB0*i9xNKv-H-zImP1bn^-=*eczU1 zAs#4^&&S*J?I{KY1m_?pRE?J6@PN=0@us{b#iEE%hkTGfl-lwgDLUeT66EFb$y$m| z@xU2Fs72qIV$d=mI71OsT;)0y8C|*m5u;G$ml;$D@IMc@(q#G7-C(cnU9< z5ybtQZtcL*i*D(}(%E`PM*Wzbr&K1Aotd2nR;oiwXPP>-bY`k!OXrz7w@7mJBvnhM z4lX^dxsyxhraHQGo~g4lF~#bg-sA1zAodNRaGU97e`Zc`Bs*_2#XQZf}IIJLKT)3xAsJ6t`-YDJm~-44=#S4Ge+)6J)% zhhyrYqdxvhEcFJ*(?#ja3kf4fyO}%>-t$~5r{%#DCJS6$S7|GwUPS7)*0-D}b%xTB zf2gC{Zb}=g3Cu|v8x=S2s589L9uCpKk*APH9!yJ{Zd)}zawtyzi9`2KCT zw8AvQQ(4w3X(QVAN$bL?5?Y4BaOlKIlOZUEP=)ssCr)Syi2qPLWoQ4EDRDGFKB!y$ zj-KVjx$r_54LSMFegBn`>VEiIS|9a13e`pZ+&VGtl#0b>tnL+?uKAN7d`A(T;??y0 zh>`_s>giEILpU5N=Kp!WWn5jrA06T4Bzk?+pg{@U@nF>9Pn77}e%C&<`uc}fOE?|7 zA6hMcn&+Xfv|~?$Qti^4)Ohm1w`U_U+6~viKAM3Ym~lm3pj=5|QlyxR^psl_ zrSH=QF*b(F9tr4s*pWIO4wfC)NKSXkXB8_2 z$UI-g*hdiAf)n-`8*u?Joxi;r8;P0u$*gtnuf345cT@a?dA}^uqDwW-)Vv$zQyu;q zZOTS@jN?d+cJW5}v{QG~GWI;Aw&FBzVFied^U3h8I_-gt@;FC%z4kk#80f*)6bHcB z%9ytAX*pN(-YgGr9Bj}=-Yk!GY?-BnZkA8i+HaOa%46886OuS2hJEGuX2%=?)3zHW zXfOg3pY|XYnE2C8nE2%;OnlmPOvn?T_Hq#ze1*|AXM#WiwB?V$q=0sI6PWn4lZwE^ zr`^Z|CO&QJBQWu4TRVY?Pn#79>_z_UIun5eZZcs~u+4;t|A+|_|3wof{;MWTeA?j? zA2@Um)5c>0dyzk*t!M>-6wq#I0+WJ|O_=z7CX8@rK7C(!Tw%W%{Kw(v{}CCSpTsi5 zuF1*6$&Mb^w%#K96x!*9$oPshtHmen3M23WT+jw&0(aqp_B0cC11@Mk7=dXE6WW(d z;Gg3{6q)ot1uRNPct2&^=h3FzDo;>ommQJtI4(rAkl;X+MN~fFlYxb=36~Pza1CMV zWyL{7jo5I^hPO);4aPwUzO)I$)FzscN@`5_$FZ5 zR*KRPzFkKCwB?c@+z$Z}&LprKnD)35{Fi}gZz+M_1Qy{<@_zxYF;xZa21$Ev3Hcl+ zUFioIe3@b+>;+zCO7J%DO(y(z;73e&AokLuO%F*W888YMhu_DsgPmqzifRebIRzNk ze#(}x64C_#br*L4)9IS@J!?bG-Z7N87QZNYkVPGOqYbyk%t)m71OyH-0X-j(IPY2#& z3esv|aX6WB^!RoQ;pp+>z_isN2~mavvxK;A;9MKN+lKG6VJh(fqt7ROwD+($oC<>A zRS@7FULq2B!z=*)Ux8aq3hexWFxAXI19*i=ex`w`&Po4L;0}YY5aGuL0Uunzp25Rl zPzK~El7EE+jf0|?N+`D6C;kT+__XalB_V!qimxEfjvhA=GUDuPk)2)zBY+pcAnFeK zGYEV6Cp~%|4=fI5<&q?L~9~qFYAgQ0H zKW;N<7{!drmDMga&v4%{T<8Gf?uSrD290RnH>@FzA*(-*URz73yl!(kh4v|vSI?G}Q> zuD9X4Y8*TVO;1=Og#LUycO9Y1g z*G*WVI{CsxAWXlHV@^8L(KcLa!vPzfWy8%j`~!}S@t+L1(I#-84L@bWFWB&# zHvDHB{@RAKvHAM_=zo$P7(oORF0tVYZMemTR|Ef-k)DEjBk)VWG#nG&2KWL3u+P@X~R>1@sm=#Rgu1O z;D8}d2E~VA{3n92a5)6%*HCHBM*=@GFl9jaZeaRFR3ZNua5Zo~)(wdNOJMp{RgwN> z;1*zBAn@M+ehPTIq3``+i2pX+{|`3^#~^Su@aYDY!Fbrj9|-&caGAl+2mTg#tbxY@ zkH`7|KDa^Ca1k)!YT$Xmv}r3D9Hkv_!?=GZ9};09a4j%*Iq>Dc31Cs8Yk}!EV+Fnq zn0`xEc;sGS`mI=jcK|O3ruhZw-w*r~6IR{_;ZYOeOW@xD3xl!>7<&_Vuc4p-n0}a6 zWN;erZMeM_crx%Ez;%XvIq)~Y!r&P2x4;M`GN_z2f*{t@@Evrv40w{UzDD?J;xql; zZ3yN-w*q$oBRvDw5)a5)0ftDdNB1Yz#w29T)#5bv~^%zMz_=Onp0D}qT>CSH z6qSTD|AX>#XBbaPk`F)HCiL?NrELQLv7~9bfc4qOghlkLHEF*zgs&{8eqBf#@~~W> zZFxxkTq}A|Zq#1+xqKO2ovoexkleg`{loHhx3hU=`xU!KKOtWz>6e%6l8Zb_`tK^F zswq`TxT5d0i0?fZziB~KlhZkb%jwf_I9-}o^*K)dybPXV%;eIk8iDsohWnl_%+F&8 z+ubf`-04`;pFGy?^vo{T{`Rzd`Vit-yscgRjC`KuvL_2P$5)Vkex#F))W&}$k8$_l^53Oe6y)LW);ZZ-NFfd?A07V->w>wU diff --git a/cmos/gc0307/stm32/Objects/gc0307.lnp b/cmos/gc0307/stm32/Objects/gc0307.lnp index 17a875b..09242c9 100644 --- a/cmos/gc0307/stm32/Objects/gc0307.lnp +++ b/cmos/gc0307/stm32/Objects/gc0307.lnp @@ -2,14 +2,15 @@ ".\objects\stm32f10x_it.o" ".\objects\main.o" ".\objects\i2c_ee.o" +".\objects\sccb.o" ".\objects\misc.o" ".\objects\stm32f10x_dbgmcu.o" +".\objects\stm32f10x_gpio.o" ".\objects\stm32f10x_i2c.o" ".\objects\stm32f10x_rcc.o" +".\objects\gpio_stm32f10x.o" ".\objects\startup_stm32f10x_md.o" ".\objects\system_stm32f10x.o" -".\objects\stm32f10x_gpio.o" -".\objects\gpio_stm32f10x.o" --ro-base 0x08000000 --entry 0x08000000 --rw-base 0x20000000 --entry Reset_Handler --first __Vectors --strict --summary_stderr --info summarysizes --map --load_addr_map_info --xref --callgraph --symbols --info sizes --info totals --info unused --info veneers --list ".\Listings\gc0307.map" -o .\Objects\gc0307.axf \ No newline at end of file diff --git a/cmos/gc0307/stm32/gc0307.uvoptx b/cmos/gc0307/stm32/gc0307.uvoptx index c867587..288e046 100644 --- a/cmos/gc0307/stm32/gc0307.uvoptx +++ b/cmos/gc0307/stm32/gc0307.uvoptx @@ -152,25 +152,25 @@ 0 0 - 120 + 168 1 -
134220050
+
134218938
0 0 0 0 0 1 - .\src\main.c + .\sccb.c - \\gc0307\src/main.c\120 + \\gc0307\sccb.c\168 1 0 - 117 + 122 1 -
134220044
+
134219654
0 0 0 @@ -179,14 +179,14 @@ 1 .\src\main.c - \\gc0307\src/main.c\117 + \\gc0307\src/main.c\122 2 0 - 112 + 119 1 -
134220032
+
134219636
0 0 0 @@ -195,59 +195,11 @@ 1 .\src\main.c - \\gc0307\src/main.c\112 + \\gc0307\src/main.c\119 3 0 - 94 - 1 -
134218758
- 0 - 0 - 0 - 0 - 0 - 1 - .\src\main.c - - \\gc0307\src/main.c\94 - - - 4 - 0 - 91 - 1 -
134218734
- 0 - 0 - 0 - 0 - 0 - 1 - .\src\main.c - - \\gc0307\src/main.c\91 - - - 5 - 0 - 89 - 1 -
134218710
- 0 - 0 - 0 - 0 - 0 - 1 - .\src\main.c - - \\gc0307\src/main.c\89 - - - 6 - 0 212 1
0
@@ -262,7 +214,7 @@ - 7 + 4 0 218 1 @@ -277,6 +229,38 @@ + + 5 + 0 + 91 + 1 +
0
+ 0 + 0 + 0 + 0 + 0 + 0 + .\src\main.c + + + + + 6 + 0 + 95 + 1 +
0
+ 0 + 0 + 0 + 0 + 0 + 0 + .\src\main.c + + + 0 @@ -284,7 +268,7 @@ 0 1 - 1 + 0 0 0 0 @@ -321,6 +305,10 @@ + + System Viewer\GPIOB + 35904 + System Viewer\I2C1 35905 @@ -378,6 +366,18 @@ 0 0 + + 1 + 4 + 1 + 0 + 0 + 0 + .\sccb.c + sccb.c + 0 + 0 + diff --git a/cmos/gc0307/stm32/gc0307.uvprojx b/cmos/gc0307/stm32/gc0307.uvprojx index 0f4a4eb..197c934 100644 --- a/cmos/gc0307/stm32/gc0307.uvprojx +++ b/cmos/gc0307/stm32/gc0307.uvprojx @@ -397,6 +397,11 @@ 1 .\src\i2c_ee.c + + sccb.c + 1 + .\sccb.c + diff --git a/cmos/gc0307/stm32/sccb.c b/cmos/gc0307/stm32/sccb.c new file mode 100644 index 0000000..964e967 --- /dev/null +++ b/cmos/gc0307/stm32/sccb.c @@ -0,0 +1,169 @@ +#include "sccb_gpio.h" + + +#define SCCB_ID 0x42 + +void SCCB_SDA_IN() +{ + GPIO_InitTypeDef GPIO_InitStructure; + + GPIO_InitStructure.GPIO_Pin = I2C_EE_SDA ; + GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; + GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU; + GPIO_Init(I2C_EE_GPIO, &GPIO_InitStructure); +} +void SCCB_SDA_OUT() { + GPIO_InitTypeDef GPIO_InitStructure; + + GPIO_InitStructure.GPIO_Pin = I2C_EE_SDA ; + GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; + GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP; + GPIO_Init(I2C_EE_GPIO, &GPIO_InitStructure); +} + +//???SCCB?? +//CHECK OK +void SCCB_Init(void){ + GPIO_InitTypeDef GPIO_InitStructure; + /* Configure I2C_EE pins: SCL and SDA */ + GPIO_InitStructure.GPIO_Pin = I2C_EE_SCL ; + GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; + GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP; + GPIO_Init(I2C_EE_GPIO, &GPIO_InitStructure); + GPIO_InitStructure.GPIO_Pin = I2C_EE_SDA ; + GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; + GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP; + GPIO_Init(I2C_EE_GPIO, &GPIO_InitStructure); + SCCB_SDA_OUT(); + GPIO_SetBits(GPIOB,I2C_EE_SDA); + GPIO_SetBits(GPIOB,I2C_EE_SCL); +} +void delay_us(unsigned int x){ + for(unsigned int i = 0;i < x;i++){ + for(unsigned int z = 0;z < 2;z++){ + z = z; + } + } + +} + + +//SCCB???? +//??????,???????,????? +//??????,SDA?SCL????? +void SCCB_Start(void){ + GPIO_SetBits(GPIOB,I2C_EE_SDA); + GPIO_SetBits(GPIOB,I2C_EE_SCL); + delay_us(50); + GPIO_ResetBits(GPIOB,I2C_EE_SDA); + delay_us(50); + GPIO_ResetBits(GPIOB,I2C_EE_SCL); +} + +//SCCB???? +//??????,???????,????? +//??????,SDA?SCL????? +void SCCB_Stop(void){ + GPIO_ResetBits(GPIOB,I2C_EE_SDA); + delay_us(50); + GPIO_SetBits(GPIOB,I2C_EE_SCL); + delay_us(50); + GPIO_SetBits(GPIOB,I2C_EE_SDA); + delay_us(50); +} +//??NA?? +void SCCB_No_Ack(void) +{ + delay_us(50); + GPIO_SetBits(GPIOB,I2C_EE_SDA); + GPIO_SetBits(GPIOB,I2C_EE_SCL); + delay_us(50); + GPIO_ResetBits(GPIOB,I2C_EE_SCL); + delay_us(50); + GPIO_SetBits(GPIOB,I2C_EE_SDA); + delay_us(50); +} +//SCCB,?????? +//??0???? +u8 SCCB_WR_Byte(u8 dat) +{ + u8 j,res; + for(j=0;j<8;j++) //??8????? + { + if(dat&0x80) + GPIO_SetBits(GPIOB,I2C_EE_SDA); + else + GPIO_ResetBits(GPIOB,I2C_EE_SDA); + dat<<=1; + delay_us(50); + GPIO_SetBits(GPIOB,I2C_EE_SCL); + delay_us(50); + GPIO_ResetBits(GPIOB,I2C_EE_SCL); + } + SCCB_SDA_IN(); + delay_us(50); + GPIO_SetBits(GPIOB,I2C_EE_SCL); + delay_us(50); + + if(GPIO_ReadInputDataBit(GPIOB,I2C_EE_SDA)) + res=1; //SDA=1???? + else + res=0; //SDA=0???? + GPIO_ResetBits(GPIOB,I2C_EE_SCL); + SCCB_SDA_OUT(); + return res; +} +//SCCB ?????? +//?SCL????,???? +//???:????? +u8 SCCB_RD_Byte(void) +{ + u8 temp=0,j; + SCCB_SDA_IN(); + for(j=8;j>0;j--) //??8????? + { + delay_us(50); + GPIO_SetBits(GPIOB,I2C_EE_SCL); + temp=temp<<1; + if(GPIO_ReadInputDataBit(GPIOB,I2C_EE_SDA)) + temp++; + delay_us(50); + GPIO_ResetBits(GPIOB,I2C_EE_SCL); + } + SCCB_SDA_OUT(); + return temp; +} +//???? +//???:0?? +u8 SCCB_WR_Reg(u8 reg,u8 data) +{ + u8 res=0; + SCCB_Start(); //???? + if(SCCB_WR_Byte(SCCB_ID))res=1; //???ID + delay_us(100); + if(SCCB_WR_Byte(reg))res=1; //?????? + delay_us(100); + if(SCCB_WR_Byte(data))res=1; //??? + SCCB_Stop(); //???? + return res; +} +//???? +u8 SCCB_RD_Reg(u8 reg) +{ + u8 val=0; + SCCB_Start(); //???? + SCCB_WR_Byte(SCCB_ID); //???ID + delay_us(100); + SCCB_WR_Byte(reg); //?????? + delay_us(100); + SCCB_Stop(); + delay_us(100); + //??????????? + SCCB_Start(); + SCCB_WR_Byte(SCCB_ID|0X01); //????? + delay_us(100); + val=SCCB_RD_Byte(); //??? + SCCB_No_Ack(); //??NA + SCCB_Stop(); //???? + return val; +} diff --git a/cmos/gc0307/stm32/sccb_gpio.h b/cmos/gc0307/stm32/sccb_gpio.h new file mode 100644 index 0000000..963e781 --- /dev/null +++ b/cmos/gc0307/stm32/sccb_gpio.h @@ -0,0 +1,14 @@ + +#ifndef __SCCB +#define __SCCB +#include "src/i2c_ee.h" + + +void SCCB_SDA_IN(); +void SCCB_SDA_OUT(); +void SCCB_Init(void); +void SCCB_No_Ack(void); +u8 SCCB_RD_Reg(u8 reg); + +#endif + diff --git a/cmos/gc0307/stm32/src/main.c b/cmos/gc0307/stm32/src/main.c index fe3523e..a90a74f 100644 --- a/cmos/gc0307/stm32/src/main.c +++ b/cmos/gc0307/stm32/src/main.c @@ -19,7 +19,7 @@ */ /* Includes ------------------------------------------------------------------*/ -#include "i2c_ee.h" +#include "../sccb_gpio.h" /** @addtogroup STM32F10x_StdPeriph_Examples * @{ @@ -58,12 +58,12 @@ TestStatus Buffercmp(uint8_t* pBuffer1, uint8_t* pBuffer2, uint16_t BufferLength void I2C_GPIO_Config() { -GPIO_InitTypeDef GPIO_InitStructure; -RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE); -GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7; -GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; -GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD; -GPIO_Init(GPIOB, &GPIO_InitStructure); + GPIO_InitTypeDef GPIO_InitStructure; + RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE); + GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7; + GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; + GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_OD; + GPIO_Init(GPIOB, &GPIO_InitStructure); } void I2C1_Init() @@ -86,14 +86,14 @@ u8 I2C1_Read(u8 nAddr) I2C_AcknowledgeConfig(I2C1,ENABLE); //???? I2C_GenerateSTART(I2C1,ENABLE); //??????? while(!I2C_CheckEvent(I2C1,I2C_EVENT_MASTER_MODE_SELECT)){;} //??EV5 - I2C_Send7bitAddress(I2C1,0x21,I2C_Direction_Receiver); //???????? + I2C_Send7bitAddress(I2C1,0x22,I2C_Direction_Transmitter); //???????? while(!I2C_CheckEvent(I2C1,I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED)){;}//??EV6 I2C_SendData(I2C1,nAddr);//????? while(!I2C_CheckEvent(I2C1,I2C_Direction_Receiver)){;} //??EV8 I2C_GenerateSTART(I2C1,ENABLE); //??????? while(!I2C_CheckEvent(I2C1,I2C_EVENT_MASTER_MODE_SELECT)){;} //??EV5 - I2C_Send7bitAddress(I2C1,0x21,I2C_Direction_Transmitter); //??????? + I2C_Send7bitAddress(I2C1,0x22,I2C_Direction_Transmitter); //??????? while(!I2C_CheckEvent(I2C1,I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED)){;} //??EV6 I2C_AcknowledgeConfig(I2C1,DISABLE); //?????? I2C_GenerateSTOP(I2C1,ENABLE); //??????? @@ -108,14 +108,16 @@ u8 I2C1_Read(u8 nAddr) */ int main(void) { + volatile uint8_t buf ; /* System clocks configuration ---------------------------------------------*/ RCC_Configuration(); - I2C_GPIO_Config(); - /* Initialize the I2C EEPROM driver ----------------------------------------*/ - I2C1_Init(); - - uint8_t buf = I2C1_Read(0x00); + RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE); + SCCB_Init(); + /* Initialize the I2C EEPROM driver ----------------------------------------*/ + + buf = SCCB_RD_Reg(0x00); + buf++; while (1) { diff --git a/steper/stm32/DebugConfig/Target_1_STM32F103RB_1.0.0.dbgconf b/steper/stm32/DebugConfig/Target_1_STM32F103RB_1.0.0.dbgconf new file mode 100644 index 0000000..90dabd8 --- /dev/null +++ b/steper/stm32/DebugConfig/Target_1_STM32F103RB_1.0.0.dbgconf @@ -0,0 +1,97 @@ +// <<< Use Configuration Wizard in Context Menu >>> +// Debug MCU Configuration +// DBG_SLEEP +// Debug Sleep Mode +// 0: (FCLK=On, HCLK=Off) FCLK is clocked by the system clock as previously configured by the software while HCLK is disabled +// 1: (FCLK=On, HCLK=On) HCLK is fed by the same clock that is provided to FCLK +// DBG_STOP +// Debug Stop Mode +// 0: (FCLK=Off, HCLK=Off) Clock controller disables all clocks +// 1: (FCLK=On, HCLK=On) FCLK and HCLK are provided by the internal RC oscillator which remains active +// DBG_STANDBY +// Debug Standby Mode +// 0: (FCLK=Off, HCLK=Off) The whole digital part is unpowered. +// 1: (FCLK=On, HCLK=On) Digital part is powered and FCLK and HCLK are provided by the internal RC oscillator which remains active +// DBG_IWDG_STOP +// Debug independent watchdog stopped when core is halted +// 0: The watchdog counter clock continues even if the core is halted +// 1: The watchdog counter clock is stopped when the core is halted +// DBG_WWDG_STOP +// Debug window watchdog stopped when core is halted +// 0: The window watchdog counter clock continues even if the core is halted +// 1: The window watchdog counter clock is stopped when the core is halted +// DBG_TIM1_STOP +// Timer 1 counter stopped when core is halted +// 0: The clock of the involved Timer Counter is fed even if the core is halted +// 1: The clock of the involved Timer counter is stopped when the core is halted +// DBG_TIM2_STOP +// Timer 2 counter stopped when core is halted +// 0: The clock of the involved Timer Counter is fed even if the core is halted +// 1: The clock of the involved Timer counter is stopped when the core is halted +// DBG_TIM3_STOP +// Timer 3 counter stopped when core is halted +// 0: The clock of the involved Timer Counter is fed even if the core is halted +// 1: The clock of the involved Timer counter is stopped when the core is halted +// DBG_TIM4_STOP +// Timer 4 counter stopped when core is halted +// 0: The clock of the involved Timer Counter is fed even if the core is halted +// 1: The clock of the involved Timer counter is stopped when the core is halted +// DBG_CAN1_STOP +// Debug CAN1 stopped when Core is halted +// 0: Same behavior as in normal mode +// 1: CAN1 receive registers are frozen +// DBG_I2C1_SMBUS_TIMEOUT +// I2C1 SMBUS timeout mode stopped when Core is halted +// 0: Same behavior as in normal mode +// 1: The SMBUS timeout is frozen +// DBG_I2C2_SMBUS_TIMEOUT +// I2C2 SMBUS timeout mode stopped when Core is halted +// 0: Same behavior as in normal mode +// 1: The SMBUS timeout is frozen +// DBG_TIM8_STOP +// Timer 8 counter stopped when core is halted +// 0: The clock of the involved timer counter is fed even if the core is halted, and the outputs behave normally. +// 1: The clock of the involved timer counter is stopped when the core is halted, and the outputs are disabled (as if there were an emergency stop in response to a break event). +// DBG_TIM5_STOP +// Timer 5 counter stopped when core is halted +// 0: The clock of the involved timer counter is fed even if the core is halted, and the outputs behave normally. +// 1: The clock of the involved timer counter is stopped when the core is halted, and the outputs are disabled (as if there were an emergency stop in response to a break event). +// DBG_TIM6_STOP +// Timer 6 counter stopped when core is halted +// 0: The clock of the involved timer counter is fed even if the core is halted, and the outputs behave normally. +// 1: The clock of the involved timer counter is stopped when the core is halted, and the outputs are disabled (as if there were an emergency stop in response to a break event). +// DBG_TIM7_STOP +// Timer 7 counter stopped when core is halted +// 0: The clock of the involved timer counter is fed even if the core is halted, and the outputs behave normally. +// 1: The clock of the involved timer counter is stopped when the core is halted, and the outputs are disabled (as if there were an emergency stop in response to a break event). +// DBG_CAN2_STOP +// Debug CAN2 stopped when Core is halted +// 0: Same behavior as in normal mode +// 1: CAN2 receive registers are frozen +// DBG_TIM12_STOP +// Timer 12 counter stopped when core is halted +// 0: The clock of the involved timer counter is fed even if the core is halted, and the outputs behave normally. +// 1: The clock of the involved timer counter is stopped when the core is halted, and the outputs are disabled (as if there were an emergency stop in response to a break event). +// DBG_TIM13_STOP +// Timer 13 counter stopped when core is halted +// 0: The clock of the involved timer counter is fed even if the core is halted, and the outputs behave normally. +// 1: The clock of the involved timer counter is stopped when the core is halted, and the outputs are disabled (as if there were an emergency stop in response to a break event). +// DBG_TIM14_STOP +// Timer 14 counter stopped when core is halted +// 0: The clock of the involved timer counter is fed even if the core is halted, and the outputs behave normally. +// 1: The clock of the involved timer counter is stopped when the core is halted, and the outputs are disabled (as if there were an emergency stop in response to a break event). +// DBG_TIM9_STOP +// Timer 9 counter stopped when core is halted +// 0: The clock of the involved timer counter is fed even if the core is halted, and the outputs behave normally. +// 1: The clock of the involved timer counter is stopped when the core is halted, and the outputs are disabled (as if there were an emergency stop in response to a break event). +// DBG_TIM10_STOP +// Timer 10 counter stopped when core is halted +// 0: The clock of the involved timer counter is fed even if the core is halted, and the outputs behave normally. +// 1: The clock of the involved timer counter is stopped when the core is halted, and the outputs are disabled (as if there were an emergency stop in response to a break event). +// DBG_TIM11_STOP +// Timer 11 counter stopped when core is halted +// 0: The clock of the involved timer counter is fed even if the core is halted, and the outputs behave normally. +// 1: The clock of the involved timer counter is stopped when the core is halted, and the outputs are disabled (as if there were an emergency stop in response to a break event). +// +DbgMCU_CR = 0x00000007; +// <<< end of configuration section >>> \ No newline at end of file diff --git a/steper/stm32/EventRecorderStub.scvd b/steper/stm32/EventRecorderStub.scvd new file mode 100644 index 0000000..2956b29 --- /dev/null +++ b/steper/stm32/EventRecorderStub.scvd @@ -0,0 +1,9 @@ + + + + + + + + + diff --git a/steper/stm32/JLinkLog.txt b/steper/stm32/JLinkLog.txt new file mode 100644 index 0000000..c988f6a --- /dev/null +++ b/steper/stm32/JLinkLog.txt @@ -0,0 +1,552 @@ +T06D0 790:227 SEGGER J-Link V4.90 Log File (0000ms, 13882ms total) +T06D0 790:227 DLL Compiled: Jul 28 2014 10:35:20 (0000ms, 13882ms total) +T06D0 790:227 Logging started @ 2019-12-30 20:39 (0000ms, 13882ms total) +T06D0 790:227 JLINK_SetWarnOutHandler(...) (0000ms, 13882ms total) +T06D0 790:227 JLINK_OpenEx(...) +Firmware: J-Link ARM V8 compiled Jan 31 2018 18:34:52 +Hardware: V8.00 +S/N: 20080643 +Feature(s): RDI,FlashDL,FlashBP,JFlash,GDBFull returns O.K. (0264ms, 14146ms total) +T06D0 790:491 JLINK_GetEmuCaps() returns 0xB9FF7BBF (0000ms, 14146ms total) +T06D0 790:491 JLINK_TIF_GetAvailable(...) (0000ms, 14146ms total) +T06D0 790:492 JLINK_SetErrorOutHandler(...) (0000ms, 14146ms total) +T06D0 790:492 JLINK_ExecCommand("ProjectFile = "D:\project\HardwareDriver\steper\stm32\JLinkSettings.ini"", ...) returns 0x00 (0000ms, 14146ms total) +T06D0 790:497 JLINK_ExecCommand("Device = STM32F103RB", ...)Device "STM32F103RB" selected (128 KB flash, 20 KB RAM). returns 0x00 (0021ms, 14167ms total) +T06D0 790:518 JLINK_ExecCommand("DisableConnectionTimeout", ...) returns 0x01 (0000ms, 14167ms total) +T06D0 790:518 JLINK_GetHardwareVersion() returns 0x13880 (0000ms, 14167ms total) +T06D0 790:518 JLINK_GetDLLVersion() returns 49000 (0000ms, 14167ms total) +T06D0 790:518 JLINK_GetFirmwareString(...) (0000ms, 14167ms total) +T06D0 790:544 JLINK_GetDLLVersion() returns 49000 (0000ms, 14167ms total) +T06D0 790:544 JLINK_GetCompileDateTime() (0000ms, 14167ms total) +T06D0 790:550 JLINK_GetFirmwareString(...) (0000ms, 14167ms total) +T06D0 790:553 JLINK_GetHardwareVersion() returns 0x13880 (0000ms, 14167ms total) +T06D0 790:567 JLINK_TIF_Select(JLINKARM_TIF_JTAG) returns 0x00 (0001ms, 14168ms total) +T06D0 790:568 JLINK_SetSpeed(5000) (0000ms, 14168ms total) +T06D0 790:568 JLINK_GetIdData(...) >0x2F8 JTAG>TotalIRLen = 9, IRPrint = 0x0011 >0x30 JTAG> >0x210 JTAG> >0x40 JTAG> >0x40 JTAG> >0x40 JTAG> >0x30 JTAG> >0x40 JTAG> >0x40 JTAG> >0x40 JTAG> >0x40 JTAG> >0x40 JTAG> >0x40 JTAG> >0x40 JTAG> >0x40 JTAG> >0x40 JTAG> >0x40 JTAG> >0x2F8 JTAG>TotalIRLen = 9, IRPrint = 0x0011 >0x30 JTAG> >0x210 JTAG> >0x70 JTAG> >0x40 JTAG> >0x40 JTAG> >0x40 JTAG> >0x50 JTAG> >0x80 JTAG> >0x40 JTAG> >0x30 JTAG> >0x40 JTAG> >0x40 JTAG> >0x30 JTAG> >0x40 JTAG> >0x50 JTAG> +Found Cortex-M3 r1p1, Little endian. -- CPU_WriteMem(4 bytes @ 0xE0002000) -- CPU_ReadMem(4 bytes @ 0xE000EDF0) -- CPU_WriteMem(4 bytes @ 0xE000EDF0) -- CPU_ReadMem(4 bytes @ 0xE0002000)FPUnit: 6 code (BP) slots and 2 literal slots -- CPU_ReadMem(4 bytes @ 0xE000EDFC) -- CPU_WriteMem(4 bytes @ 0xE000EDFC) -- CPU_ReadMem(4 bytes @ 0xE0001000) -- CPU_WriteMem(4 bytes @ 0xE0001000) -- CPU_ReadMem(4 bytes @ 0xE00FF010)TPIU fitted. -- CPU_ReadMem(4 bytes @ 0xE00FF014) -- CPU_ReadMem(4 bytes @ 0xE00FF018) + ScanLen=9 NumDevices=2 aId[0]=0x3BA00477 aIrRead[0]=0 aScanLen[0]=0 aScanRead[0]=0 (0043ms, 14211ms total) +T06D0 790:611 JLINK_JTAG_GetDeviceID(DeviceIndex = 0) returns 0x3BA00477 (0000ms, 14211ms total) +T06D0 790:611 JLINK_JTAG_GetDeviceInfo(DeviceIndex = 0) returns 0x00 (0000ms, 14211ms total) +T06D0 790:611 JLINK_JTAG_GetDeviceID(DeviceIndex = 1) returns 0x16410041 (0000ms, 14211ms total) +T06D0 790:611 JLINK_JTAG_GetDeviceInfo(DeviceIndex = 1) returns 0x00 (0000ms, 14211ms total) +T06D0 790:611 JLINK_GetDLLVersion() returns 49000 (0000ms, 14211ms total) +T06D0 790:611 JLINK_CORE_GetFound() returns 0x30000FF (0001ms, 14212ms total) +T06D0 790:615 JLINK_GetDebugInfo(0x100) -- Value=0xE00FF003 returns 0x00 (0000ms, 14212ms total) +T06D0 790:615 JLINK_GetDebugInfo(0x101) returns 0xFFFFFFFF (0000ms, 14212ms total) +T06D0 790:615 JLINK_ReadMemEx(0xE0041FF0, 0x0010 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(16 bytes @ 0xE0041FF0) - Data: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 returns 0x10 (0001ms, 14213ms total) +T06D0 790:616 JLINK_GetDebugInfo(0x102) returns 0xFFFFFFFF (0000ms, 14213ms total) +T06D0 790:616 JLINK_GetDebugInfo(0x103) returns 0xFFFFFFFF (0000ms, 14213ms total) +T06D0 790:616 JLINK_ReadMemEx(0xE0040FF0, 0x0010 Bytes, ..., AccessWidth = 33554436) -- CPU is running -- CPU_ReadMem(16 bytes @ 0xE0040FF0) - Data: 0D 00 00 00 90 00 00 00 05 00 00 00 B1 00 00 00 returns 0x10 (0001ms, 14214ms total) +T06D0 790:617 JLINK_GetDebugInfo(0x104) returns 0xFFFFFFFF (0000ms, 14214ms total) +T06D0 790:617 JLINK_GetDebugInfo(0x105) returns 0xFFFFFFFF (0000ms, 14214ms total) +T06D0 790:617 JLINK_GetDebugInfo(0x106) returns 0xFFFFFFFF (0000ms, 14214ms total) +T06D0 790:617 JLINK_GetDebugInfo(0x107) returns 0xFFFFFFFF (0000ms, 14214ms total) +T06D0 790:617 JLINK_GetDebugInfo(0x10C) returns 0xFFFFFFFF (0000ms, 14214ms total) +T06D0 790:617 JLINK_GetDebugInfo(0x01) returns 0xFFFFFFFF (0000ms, 14214ms total) +T06D0 790:617 JLINK_GetDeviceFamily() returns 3 (0000ms, 14214ms total) +T06D0 790:617 JLINK_ReadMemU32(0xE000ED00, 0x0001 Items, ...) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE000ED00) - Data: 31 C2 1F 41 returns 0x01 (0001ms, 14215ms total) +T06D0 790:618 JLINK_GetDebugInfo(0x10F) returns 0xFFFFFFFF (0000ms, 14215ms total) +T06D0 790:618 JLINK_SetResetType(JLINKARM_RESET_TYPE_NORMAL) returns JLINKARM_RESET_TYPE_NORMAL (0000ms, 14215ms total) +T06D0 790:618 JLINK_Reset() -- CPU is running -- CPU_WriteMem(4 bytes @ 0xE000EDF0) -- CPU is running -- CPU_WriteMem(4 bytes @ 0xE000EDFC) -- CPU is running -- CPU_WriteMem(4 bytes @ 0xE000ED0C) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE000EDF0) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE000EDF0) -- CPU is running -- CPU_WriteMem(4 bytes @ 0xE000EDF0) -- CPU is running -- CPU_WriteMem(4 bytes @ 0xE000EDFC) -- CPU is running -- CPU_ReadMem(4 bytes @ 0xE000EDF0) >0x80 JTAG> >0x40 JTAG> >0x30 JTAG> + >0x40 JTAG> >0x50 JTAG> >0x40 JTAG> -- CPU_WriteMem(4 bytes @ 0xE000EDFC) -- CPU_WriteMem(4 bytes @ 0xE0001028) -- CPU_WriteMem(4 bytes @ 0xE0001038) -- CPU_WriteMem(4 bytes @ 0xE0001048) -- CPU_WriteMem(4 bytes @ 0xE0001058) -- CPU_WriteMem(4 bytes @ 0xE0002000) -- CPU_ReadMem(4 bytes @ 0xE000EDFC) -- CPU_ReadMem(4 bytes @ 0xE0001000) (0026ms, 14241ms total) +T06D0 790:644 JLINK_Halt() returns 0x00 (0000ms, 14241ms total) +T06D0 790:644 JLINK_ReadMemU32(0xE000EDF0, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE000EDF0) - Data: 03 00 03 00 returns 0x01 (0001ms, 14242ms total) +T06D0 790:645 JLINK_WriteU32(0xE000EDF0, 0xA05F0003) -- CPU_WriteMem(4 bytes @ 0xE000EDF0) returns 0x00 (0000ms, 14242ms total) +T06D0 790:645 JLINK_WriteU32(0xE000EDFC, 0x01000000) -- CPU_WriteMem(4 bytes @ 0xE000EDFC) returns 0x00 (0001ms, 14243ms total) +T06D0 790:660 JLINK_GetHWStatus(...) returns 0x00 (0001ms, 14244ms total) +T06D0 790:671 JLINK_GetNumBPUnits(Type = 0xFFFFFF00) returns 0x06 (0000ms, 14244ms total) +T06D0 790:671 JLINK_GetNumBPUnits(Type = 0xF0) returns 0x2000 (0000ms, 14244ms total) +T06D0 790:671 JLINK_GetNumWPUnits() returns 0x04 (0000ms, 14244ms total) +T06D0 790:683 JLINK_GetSpeed() returns 0x12C0 (0001ms, 14245ms total) +T06D0 790:689 JLINK_ReadMemU32(0xE000E004, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE000E004) - Data: 01 00 00 00 returns 0x01 (0001ms, 14246ms total) +T06D0 790:690 JLINK_ReadMemU32(0xE000E004, 0x0001 Items, ...) -- CPU_ReadMem(4 bytes @ 0xE000E004) - Data: 01 00 00 00 returns 0x01 (0000ms, 14246ms total) +T06D0 790:690 JLINK_WriteMemEx(0xE0001000, 0x001C Bytes, ..., AccessWidth = 33554436) - Data: 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ... -- CPU_WriteMem(28 bytes @ 0xE0001000) returns 0x1C (0001ms, 14247ms total) +T06D0 790:691 JLINK_Halt() returns 0x00 (0000ms, 14247ms total) +T06D0 790:691 JLINK_IsHalted() returns TRUE (0000ms, 14247ms total) +T06D0 790:694 JLINK_WriteMem(0x20000000, 0x0164 Bytes, ...) - Data: 00 BE 0A E0 0D 78 2D 06 68 40 08 24 40 00 00 D3 ... -- CPU_WriteMem(356 bytes @ 0x20000000) returns 0x164 (0004ms, 14251ms total) +T06D0 790:698 JLINK_WriteReg(R0, 0x08000000) returns 0x00 (0000ms, 14251ms total) +T06D0 790:698 JLINK_WriteReg(R1, 0x00B71B00) returns 0x00 (0000ms, 14251ms total) +T06D0 790:698 JLINK_WriteReg(R2, 0x00000001) returns 0x00 (0000ms, 14251ms total) +T06D0 790:698 JLINK_WriteReg(R3, 0x00000000) returns 0x00 (0000ms, 14251ms total) +T06D0 790:698 JLINK_WriteReg(R4, 0x00000000) returns 0x00 (0000ms, 14251ms total) +T06D0 790:698 JLINK_WriteReg(R5, 0x00000000) returns 0x00 (0000ms, 14251ms total) +T06D0 790:698 JLINK_WriteReg(R6, 0x00000000) returns 0x00 (0000ms, 14251ms total) +T06D0 790:698 JLINK_WriteReg(R7, 0x00000000) returns 0x00 (0000ms, 14251ms total) +T06D0 790:698 JLINK_WriteReg(R8, 0x00000000) returns 0x00 (0000ms, 14251ms total) +T06D0 790:698 JLINK_WriteReg(R9, 0x20000160) returns 0x00 (0000ms, 14251ms total) +T06D0 790:698 JLINK_WriteReg(R10, 0x00000000) returns 0x00 (0000ms, 14251ms total) +T06D0 790:698 JLINK_WriteReg(R11, 0x00000000) returns 0x00 (0000ms, 14251ms total) +T06D0 790:698 JLINK_WriteReg(R12, 0x00000000) returns 0x00 (0000ms, 14251ms total) +T06D0 790:698 JLINK_WriteReg(R13 (SP), 0x20001000) returns 0x00 (0000ms, 14251ms total) +T06D0 790:698 JLINK_WriteReg(R14, 0x20000001) returns 0x00 (0000ms, 14251ms total) +T06D0 790:698 JLINK_WriteReg(R15 (PC), 0x20000038) returns 0x00 (0000ms, 14251ms total) +T06D0 790:698 JLINK_WriteReg(XPSR, 0x01000000) returns 0x00 (0000ms, 14251ms total) +T06D0 790:698 JLINK_WriteReg(MSP, 0x20001000) returns 0x00 (0000ms, 14251ms total) +T06D0 790:698 JLINK_WriteReg(PSP, 0x20001000) returns 0x00 (0000ms, 14251ms total) +T06D0 790:698 JLINK_WriteReg(CFBP, 0x00000000) returns 0x00 (0000ms, 14251ms total) +T06D0 790:698 JLINK_SetBPEx(Addr = 0x20000000, Type = 0xFFFFFFF2) -- CPU_ReadMem(2 bytes @ 0x20000000) returns 0x00000001 (0001ms, 14252ms total) +T06D0 790:699 JLINK_Go() -- CPU_WriteMem(2 bytes @ 0x20000000) -- CPU_WriteMem(4 bytes @ 0xE0002008) -- CPU_WriteMem(4 bytes @ 0xE000200C) -- CPU_WriteMem(4 bytes @ 0xE0002010) -- CPU_WriteMem(4 bytes @ 0xE0002014) -- CPU_WriteMem(4 bytes @ 0xE0002018) -- CPU_WriteMem(4 bytes @ 0xE000201C) -- CPU_WriteMem(4 bytes @ 0xE0001004) (0005ms, 14257ms total) +T06D0 790:704 JLINK_IsHalted() -- CPU_ReadMem(2 bytes @ 0x20000000) returns TRUE (0004ms, 14261ms total) +T06D0 790:708 JLINK_ReadReg(R15 (PC)) returns 0x20000000 (0000ms, 14257ms total) +T06D0 790:708 JLINK_ClrBPEx(BPHandle = 0x00000001) returns 0x00 (0000ms, 14257ms total) +T06D0 790:708 JLINK_ReadReg(R0) returns 0x00000000 (0000ms, 14257ms total) +T06D0 790:708 JLINK_WriteReg(R0, 0x08000000) returns 0x00 (0000ms, 14257ms total) +T06D0 790:708 JLINK_WriteReg(R1, 0x00000400) returns 0x00 (0000ms, 14257ms total) +T06D0 790:708 JLINK_WriteReg(R2, 0x000000FF) returns 0x00 (0000ms, 14257ms total) +T06D0 790:708 JLINK_WriteReg(R3, 0x00000000) returns 0x00 (0001ms, 14258ms total) +T06D0 790:709 JLINK_WriteReg(R4, 0x00000000) returns 0x00 (0000ms, 14258ms total) +T06D0 790:709 JLINK_WriteReg(R5, 0x00000000) returns 0x00 (0000ms, 14258ms total) +T06D0 790:709 JLINK_WriteReg(R6, 0x00000000) returns 0x00 (0000ms, 14258ms total) +T06D0 790:709 JLINK_WriteReg(R7, 0x00000000) returns 0x00 (0000ms, 14258ms total) +T06D0 790:709 JLINK_WriteReg(R8, 0x00000000) returns 0x00 (0000ms, 14258ms total) +T06D0 790:709 JLINK_WriteReg(R9, 0x20000160) returns 0x00 (0000ms, 14258ms total) +T06D0 790:709 JLINK_WriteReg(R10, 0x00000000) returns 0x00 (0000ms, 14258ms total) +T06D0 790:709 JLINK_WriteReg(R11, 0x00000000) returns 0x00 (0000ms, 14258ms total) +T06D0 790:709 JLINK_WriteReg(R12, 0x00000000) returns 0x00 (0000ms, 14258ms total) +T06D0 790:709 JLINK_WriteReg(R13 (SP), 0x20001000) returns 0x00 (0000ms, 14258ms total) +T06D0 790:709 JLINK_WriteReg(R14, 0x20000001) returns 0x00 (0000ms, 14258ms total) +T06D0 790:709 JLINK_WriteReg(R15 (PC), 0x20000020) returns 0x00 (0000ms, 14258ms total) +T06D0 790:709 JLINK_WriteReg(XPSR, 0x01000000) returns 0x00 (0000ms, 14258ms total) +T06D0 790:709 JLINK_WriteReg(MSP, 0x20001000) returns 0x00 (0000ms, 14258ms total) +T06D0 790:709 JLINK_WriteReg(PSP, 0x20001000) returns 0x00 (0000ms, 14258ms total) +T06D0 790:709 JLINK_WriteReg(CFBP, 0x00000000) returns 0x00 (0000ms, 14258ms total) +T06D0 790:709 JLINK_SetBPEx(Addr = 0x20000000, Type = 0xFFFFFFF2) returns 0x00000002 (0000ms, 14258ms total) +T06D0 790:709 JLINK_Go() (0001ms, 14259ms total) +T06D0 790:710 JLINK_IsHalted() -- CPU_ReadMem(2 bytes @ 0x20000000) returns TRUE (0004ms, 14263ms total) +T06D0 790:714 JLINK_ReadReg(R15 (PC)) returns 0x20000000 (0000ms, 14259ms total) +T06D0 790:714 JLINK_ClrBPEx(BPHandle = 0x00000002) returns 0x00 (0000ms, 14259ms total) +T06D0 790:714 JLINK_ReadReg(R0) returns 0x00000001 (0000ms, 14259ms total) +T06D0 790:714 JLINK_WriteReg(R0, 0x08000000) returns 0x00 (0000ms, 14259ms total) +T06D0 790:714 JLINK_WriteReg(R1, 0x00000400) returns 0x00 (0000ms, 14259ms total) +T06D0 790:714 JLINK_WriteReg(R2, 0x000000FF) returns 0x00 (0000ms, 14259ms total) +T06D0 790:714 JLINK_WriteReg(R3, 0x00000000) returns 0x00 (0000ms, 14259ms total) +T06D0 790:714 JLINK_WriteReg(R4, 0x00000000) returns 0x00 (0000ms, 14259ms total) +T06D0 790:714 JLINK_WriteReg(R5, 0x00000000) returns 0x00 (0000ms, 14259ms total) +T06D0 790:714 JLINK_WriteReg(R6, 0x00000000) returns 0x00 (0000ms, 14259ms total) +T06D0 790:714 JLINK_WriteReg(R7, 0x00000000) returns 0x00 (0000ms, 14259ms total) +T06D0 790:714 JLINK_WriteReg(R8, 0x00000000) returns 0x00 (0000ms, 14259ms total) +T06D0 790:714 JLINK_WriteReg(R9, 0x20000160) returns 0x00 (0000ms, 14259ms total) +T06D0 790:714 JLINK_WriteReg(R10, 0x00000000) returns 0x00 (0000ms, 14259ms total) +T06D0 790:714 JLINK_WriteReg(R11, 0x00000000) returns 0x00 (0000ms, 14259ms total) +T06D0 790:714 JLINK_WriteReg(R12, 0x00000000) returns 0x00 (0000ms, 14259ms total) +T06D0 790:714 JLINK_WriteReg(R13 (SP), 0x20001000) returns 0x00 (0000ms, 14259ms total) +T06D0 790:714 JLINK_WriteReg(R14, 0x20000001) returns 0x00 (0000ms, 14259ms total) +T06D0 790:714 JLINK_WriteReg(R15 (PC), 0x200000B6) returns 0x00 (0000ms, 14259ms total) +T06D0 790:714 JLINK_WriteReg(XPSR, 0x01000000) returns 0x00 (0000ms, 14259ms total) +T06D0 790:714 JLINK_WriteReg(MSP, 0x20001000) returns 0x00 (0000ms, 14259ms total) +T06D0 790:714 JLINK_WriteReg(PSP, 0x20001000) returns 0x00 (0000ms, 14259ms total) +T06D0 790:714 JLINK_WriteReg(CFBP, 0x00000000) returns 0x00 (0000ms, 14259ms total) +T06D0 790:714 JLINK_SetBPEx(Addr = 0x20000000, Type = 0xFFFFFFF2) returns 0x00000003 (0000ms, 14259ms total) +T06D0 790:714 JLINK_Go() (0002ms, 14261ms total) +T06D0 790:716 JLINK_IsHalted() returns FALSE (0000ms, 14261ms total) +T06D0 790:788 JLINK_IsHalted() -- CPU_ReadMem(2 bytes @ 0x20000000) returns TRUE (0003ms, 14264ms total) +T06D0 790:791 JLINK_ReadReg(R15 (PC)) returns 0x20000000 (0000ms, 14261ms total) +T06D0 790:791 JLINK_ClrBPEx(BPHandle = 0x00000003) returns 0x00 (0000ms, 14261ms total) +T06D0 790:791 JLINK_ReadReg(R0) returns 0x00000000 (0000ms, 14261ms total) +T06D0 790:792 JLINK_WriteReg(R0, 0x08000400) returns 0x00 (0000ms, 14261ms total) +T06D0 790:792 JLINK_WriteReg(R1, 0x00000400) returns 0x00 (0000ms, 14261ms total) +T06D0 790:792 JLINK_WriteReg(R2, 0x000000FF) returns 0x00 (0000ms, 14261ms total) +T06D0 790:792 JLINK_WriteReg(R3, 0x00000000) returns 0x00 (0000ms, 14261ms total) +T06D0 790:792 JLINK_WriteReg(R4, 0x00000000) returns 0x00 (0000ms, 14261ms total) +T06D0 790:792 JLINK_WriteReg(R5, 0x00000000) returns 0x00 (0000ms, 14261ms total) +T06D0 790:792 JLINK_WriteReg(R6, 0x00000000) returns 0x00 (0000ms, 14261ms total) +T06D0 790:792 JLINK_WriteReg(R7, 0x00000000) returns 0x00 (0000ms, 14261ms total) +T06D0 790:792 JLINK_WriteReg(R8, 0x00000000) returns 0x00 (0000ms, 14261ms total) +T06D0 790:792 JLINK_WriteReg(R9, 0x20000160) returns 0x00 (0000ms, 14261ms total) +T06D0 790:792 JLINK_WriteReg(R10, 0x00000000) returns 0x00 (0000ms, 14261ms total) +T06D0 790:792 JLINK_WriteReg(R11, 0x00000000) returns 0x00 (0000ms, 14261ms total) +T06D0 790:792 JLINK_WriteReg(R12, 0x00000000) returns 0x00 (0000ms, 14261ms total) +T06D0 790:792 JLINK_WriteReg(R13 (SP), 0x20001000) returns 0x00 (0000ms, 14261ms total) +T06D0 790:792 JLINK_WriteReg(R14, 0x20000001) returns 0x00 (0000ms, 14261ms total) +T06D0 790:792 JLINK_WriteReg(R15 (PC), 0x20000020) returns 0x00 (0000ms, 14261ms total) +T06D0 790:792 JLINK_WriteReg(XPSR, 0x01000000) returns 0x00 (0000ms, 14261ms total) +T06D0 790:793 JLINK_WriteReg(MSP, 0x20001000) returns 0x00 (0000ms, 14262ms total) +T06D0 790:793 JLINK_WriteReg(PSP, 0x20001000) returns 0x00 (0000ms, 14262ms total) +T06D0 790:793 JLINK_WriteReg(CFBP, 0x00000000) returns 0x00 (0000ms, 14262ms total) +T06D0 790:793 JLINK_SetBPEx(Addr = 0x20000000, Type = 0xFFFFFFF2) returns 0x00000004 (0000ms, 14262ms total) +T06D0 790:793 JLINK_Go() (0001ms, 14263ms total) +T06D0 790:794 JLINK_IsHalted() -- CPU_ReadMem(2 bytes @ 0x20000000) returns TRUE (0004ms, 14267ms total) +T06D0 790:798 JLINK_ReadReg(R15 (PC)) returns 0x20000000 (0000ms, 14263ms total) +T06D0 790:798 JLINK_ClrBPEx(BPHandle = 0x00000004) returns 0x00 (0000ms, 14263ms total) +T06D0 790:798 JLINK_ReadReg(R0) returns 0x00000001 (0000ms, 14263ms total) +T06D0 790:798 JLINK_WriteReg(R0, 0x08000400) returns 0x00 (0000ms, 14263ms total) +T06D0 790:798 JLINK_WriteReg(R1, 0x00000400) returns 0x00 (0000ms, 14263ms total) +T06D0 790:798 JLINK_WriteReg(R2, 0x000000FF) returns 0x00 (0000ms, 14263ms total) +T06D0 790:798 JLINK_WriteReg(R3, 0x00000000) returns 0x00 (0000ms, 14263ms total) +T06D0 790:798 JLINK_WriteReg(R4, 0x00000000) returns 0x00 (0000ms, 14263ms total) +T06D0 790:798 JLINK_WriteReg(R5, 0x00000000) returns 0x00 (0000ms, 14263ms total) +T06D0 790:798 JLINK_WriteReg(R6, 0x00000000) returns 0x00 (0000ms, 14263ms total) +T06D0 790:798 JLINK_WriteReg(R7, 0x00000000) returns 0x00 (0000ms, 14263ms total) +T06D0 790:798 JLINK_WriteReg(R8, 0x00000000) returns 0x00 (0000ms, 14263ms total) +T06D0 790:798 JLINK_WriteReg(R9, 0x20000160) returns 0x00 (0000ms, 14263ms total) +T06D0 790:798 JLINK_WriteReg(R10, 0x00000000) returns 0x00 (0000ms, 14263ms total) +T06D0 790:798 JLINK_WriteReg(R11, 0x00000000) returns 0x00 (0000ms, 14263ms total) +T06D0 790:798 JLINK_WriteReg(R12, 0x00000000) returns 0x00 (0000ms, 14263ms total) +T06D0 790:798 JLINK_WriteReg(R13 (SP), 0x20001000) returns 0x00 (0000ms, 14263ms total) +T06D0 790:798 JLINK_WriteReg(R14, 0x20000001) returns 0x00 (0000ms, 14263ms total) +T06D0 790:798 JLINK_WriteReg(R15 (PC), 0x200000B6) returns 0x00 (0000ms, 14263ms total) +T06D0 790:798 JLINK_WriteReg(XPSR, 0x01000000) returns 0x00 (0000ms, 14263ms total) +T06D0 790:798 JLINK_WriteReg(MSP, 0x20001000) returns 0x00 (0000ms, 14263ms total) +T06D0 790:798 JLINK_WriteReg(PSP, 0x20001000) returns 0x00 (0000ms, 14263ms total) +T06D0 790:798 JLINK_WriteReg(CFBP, 0x00000000) returns 0x00 (0000ms, 14263ms total) +T06D0 790:798 JLINK_SetBPEx(Addr = 0x20000000, Type = 0xFFFFFFF2) returns 0x00000005 (0000ms, 14263ms total) +T06D0 790:798 JLINK_Go() (0001ms, 14264ms total) +T06D0 790:799 JLINK_IsHalted() returns FALSE (0001ms, 14265ms total) +T06D0 790:805 JLINK_IsHalted() returns FALSE (0000ms, 14264ms total) +T06D0 790:807 JLINK_IsHalted() returns FALSE (0000ms, 14264ms total) +T06D0 790:809 JLINK_IsHalted() returns FALSE (0000ms, 14264ms total) +T06D0 790:811 JLINK_IsHalted() returns FALSE (0000ms, 14264ms total) +T06D0 790:813 JLINK_IsHalted() returns FALSE (0000ms, 14264ms total) +T06D0 790:815 JLINK_IsHalted() returns FALSE (0000ms, 14264ms total) +T06D0 790:817 JLINK_IsHalted() returns FALSE (0000ms, 14264ms total) +T06D0 790:819 JLINK_IsHalted() returns FALSE (0000ms, 14264ms total) +T06D0 790:824 JLINK_IsHalted() -- CPU_ReadMem(2 bytes @ 0x20000000) returns TRUE (0003ms, 14267ms total) +T06D0 790:827 JLINK_ReadReg(R15 (PC)) returns 0x20000000 (0000ms, 14264ms total) +T06D0 790:827 JLINK_ClrBPEx(BPHandle = 0x00000005) returns 0x00 (0000ms, 14264ms total) +T06D0 790:827 JLINK_ReadReg(R0) returns 0x00000000 (0000ms, 14264ms total) +T06D0 790:829 JLINK_WriteReg(R0, 0x08000800) returns 0x00 (0000ms, 14264ms total) +T06D0 790:829 JLINK_WriteReg(R1, 0x00000400) returns 0x00 (0000ms, 14264ms total) +T06D0 790:829 JLINK_WriteReg(R2, 0x000000FF) returns 0x00 (0000ms, 14264ms total) +T06D0 790:829 JLINK_WriteReg(R3, 0x00000000) returns 0x00 (0000ms, 14264ms total) +T06D0 790:829 JLINK_WriteReg(R4, 0x00000000) returns 0x00 (0000ms, 14264ms total) +T06D0 790:829 JLINK_WriteReg(R5, 0x00000000) returns 0x00 (0000ms, 14264ms total) +T06D0 790:829 JLINK_WriteReg(R6, 0x00000000) returns 0x00 (0000ms, 14264ms total) +T06D0 790:829 JLINK_WriteReg(R7, 0x00000000) returns 0x00 (0000ms, 14264ms total) +T06D0 790:829 JLINK_WriteReg(R8, 0x00000000) returns 0x00 (0000ms, 14264ms total) +T06D0 790:829 JLINK_WriteReg(R9, 0x20000160) returns 0x00 (0000ms, 14264ms total) +T06D0 790:829 JLINK_WriteReg(R10, 0x00000000) returns 0x00 (0000ms, 14264ms total) +T06D0 790:829 JLINK_WriteReg(R11, 0x00000000) returns 0x00 (0000ms, 14264ms total) +T06D0 790:829 JLINK_WriteReg(R12, 0x00000000) returns 0x00 (0000ms, 14264ms total) +T06D0 790:829 JLINK_WriteReg(R13 (SP), 0x20001000) returns 0x00 (0000ms, 14264ms total) +T06D0 790:829 JLINK_WriteReg(R14, 0x20000001) returns 0x00 (0000ms, 14264ms total) +T06D0 790:829 JLINK_WriteReg(R15 (PC), 0x20000020) returns 0x00 (0000ms, 14264ms total) +T06D0 790:829 JLINK_WriteReg(XPSR, 0x01000000) returns 0x00 (0000ms, 14264ms total) +T06D0 790:829 JLINK_WriteReg(MSP, 0x20001000) returns 0x00 (0000ms, 14264ms total) +T06D0 790:829 JLINK_WriteReg(PSP, 0x20001000) returns 0x00 (0000ms, 14264ms total) +T06D0 790:829 JLINK_WriteReg(CFBP, 0x00000000) returns 0x00 (0000ms, 14264ms total) +T06D0 790:829 JLINK_SetBPEx(Addr = 0x20000000, Type = 0xFFFFFFF2) returns 0x00000006 (0000ms, 14264ms total) +T06D0 790:829 JLINK_Go() (0001ms, 14265ms total) +T06D0 790:830 JLINK_IsHalted() -- CPU_ReadMem(2 bytes @ 0x20000000) returns TRUE (0004ms, 14269ms total) +T06D0 790:834 JLINK_ReadReg(R15 (PC)) returns 0x20000000 (0000ms, 14265ms total) +T06D0 790:834 JLINK_ClrBPEx(BPHandle = 0x00000006) returns 0x00 (0000ms, 14265ms total) +T06D0 790:834 JLINK_ReadReg(R0) returns 0x00000001 (0000ms, 14265ms total) +T06D0 790:834 JLINK_WriteReg(R0, 0x08000800) returns 0x00 (0000ms, 14265ms total) +T06D0 790:834 JLINK_WriteReg(R1, 0x00000400) returns 0x00 (0000ms, 14265ms total) +T06D0 790:834 JLINK_WriteReg(R2, 0x000000FF) returns 0x00 (0000ms, 14265ms total) +T06D0 790:834 JLINK_WriteReg(R3, 0x00000000) returns 0x00 (0000ms, 14265ms total) +T06D0 790:834 JLINK_WriteReg(R4, 0x00000000) returns 0x00 (0000ms, 14265ms total) +T06D0 790:834 JLINK_WriteReg(R5, 0x00000000) returns 0x00 (0000ms, 14265ms total) +T06D0 790:834 JLINK_WriteReg(R6, 0x00000000) returns 0x00 (0000ms, 14265ms total) +T06D0 790:834 JLINK_WriteReg(R7, 0x00000000) returns 0x00 (0000ms, 14265ms total) +T06D0 790:834 JLINK_WriteReg(R8, 0x00000000) returns 0x00 (0000ms, 14265ms total) +T06D0 790:834 JLINK_WriteReg(R9, 0x20000160) returns 0x00 (0000ms, 14265ms total) +T06D0 790:834 JLINK_WriteReg(R10, 0x00000000) returns 0x00 (0000ms, 14265ms total) +T06D0 790:834 JLINK_WriteReg(R11, 0x00000000) returns 0x00 (0000ms, 14265ms total) +T06D0 790:834 JLINK_WriteReg(R12, 0x00000000) returns 0x00 (0000ms, 14265ms total) +T06D0 790:834 JLINK_WriteReg(R13 (SP), 0x20001000) returns 0x00 (0000ms, 14265ms total) +T06D0 790:834 JLINK_WriteReg(R14, 0x20000001) returns 0x00 (0000ms, 14265ms total) +T06D0 790:834 JLINK_WriteReg(R15 (PC), 0x200000B6) returns 0x00 (0000ms, 14265ms total) +T06D0 790:834 JLINK_WriteReg(XPSR, 0x01000000) returns 0x00 (0000ms, 14265ms total) +T06D0 790:834 JLINK_WriteReg(MSP, 0x20001000) returns 0x00 (0000ms, 14265ms total) +T06D0 790:834 JLINK_WriteReg(PSP, 0x20001000) returns 0x00 (0000ms, 14265ms total) +T06D0 790:834 JLINK_WriteReg(CFBP, 0x00000000) returns 0x00 (0000ms, 14265ms total) +T06D0 790:834 JLINK_SetBPEx(Addr = 0x20000000, Type = 0xFFFFFFF2) returns 0x00000007 (0000ms, 14265ms total) +T06D0 790:835 JLINK_Go() (0001ms, 14266ms total) +T06D0 790:836 JLINK_IsHalted() returns FALSE (0000ms, 14266ms total) +T06D0 790:840 JLINK_IsHalted() returns FALSE (0000ms, 14266ms total) +T06D0 790:842 JLINK_IsHalted() returns FALSE (0000ms, 14266ms total) +T06D0 790:849 JLINK_IsHalted() returns FALSE (0000ms, 14266ms total) +T06D0 790:851 JLINK_IsHalted() returns FALSE (0000ms, 14266ms total) +T06D0 790:853 JLINK_IsHalted() returns FALSE (0000ms, 14266ms total) +T06D0 790:855 JLINK_IsHalted() returns FALSE (0000ms, 14266ms total) +T06D0 790:860 JLINK_IsHalted() -- CPU_ReadMem(2 bytes @ 0x20000000) returns TRUE (0003ms, 14269ms total) +T06D0 790:863 JLINK_ReadReg(R15 (PC)) returns 0x20000000 (0000ms, 14266ms total) +T06D0 790:863 JLINK_ClrBPEx(BPHandle = 0x00000007) returns 0x00 (0000ms, 14266ms total) +T06D0 790:863 JLINK_ReadReg(R0) returns 0x00000000 (0001ms, 14267ms total) +T06D0 790:864 JLINK_WriteReg(R0, 0x00000001) returns 0x00 (0000ms, 14267ms total) +T06D0 790:864 JLINK_WriteReg(R1, 0x00000400) returns 0x00 (0000ms, 14267ms total) +T06D0 790:864 JLINK_WriteReg(R2, 0x000000FF) returns 0x00 (0000ms, 14267ms total) +T06D0 790:864 JLINK_WriteReg(R3, 0x00000000) returns 0x00 (0000ms, 14267ms total) +T06D0 790:864 JLINK_WriteReg(R4, 0x00000000) returns 0x00 (0000ms, 14267ms total) +T06D0 790:864 JLINK_WriteReg(R5, 0x00000000) returns 0x00 (0000ms, 14267ms total) +T06D0 790:864 JLINK_WriteReg(R6, 0x00000000) returns 0x00 (0000ms, 14267ms total) +T06D0 790:864 JLINK_WriteReg(R7, 0x00000000) returns 0x00 (0000ms, 14267ms total) +T06D0 790:864 JLINK_WriteReg(R8, 0x00000000) returns 0x00 (0000ms, 14267ms total) +T06D0 790:864 JLINK_WriteReg(R9, 0x20000160) returns 0x00 (0000ms, 14267ms total) +T06D0 790:864 JLINK_WriteReg(R10, 0x00000000) returns 0x00 (0000ms, 14267ms total) +T06D0 790:864 JLINK_WriteReg(R11, 0x00000000) returns 0x00 (0000ms, 14267ms total) +T06D0 790:864 JLINK_WriteReg(R12, 0x00000000) returns 0x00 (0000ms, 14267ms total) +T06D0 790:864 JLINK_WriteReg(R13 (SP), 0x20001000) returns 0x00 (0000ms, 14267ms total) +T06D0 790:864 JLINK_WriteReg(R14, 0x20000001) returns 0x00 (0000ms, 14267ms total) +T06D0 790:864 JLINK_WriteReg(R15 (PC), 0x2000006A) returns 0x00 (0000ms, 14267ms total) +T06D0 790:864 JLINK_WriteReg(XPSR, 0x01000000) returns 0x00 (0000ms, 14267ms total) +T06D0 790:864 JLINK_WriteReg(MSP, 0x20001000) returns 0x00 (0000ms, 14267ms total) +T06D0 790:864 JLINK_WriteReg(PSP, 0x20001000) returns 0x00 (0000ms, 14267ms total) +T06D0 790:864 JLINK_WriteReg(CFBP, 0x00000000) returns 0x00 (0000ms, 14267ms total) +T06D0 790:864 JLINK_SetBPEx(Addr = 0x20000000, Type = 0xFFFFFFF2) returns 0x00000008 (0000ms, 14267ms total) +T06D0 790:864 JLINK_Go() (0002ms, 14269ms total) +T06D0 790:866 JLINK_IsHalted() -- CPU_ReadMem(2 bytes @ 0x20000000) returns TRUE (0003ms, 14272ms total) +T06D0 790:869 JLINK_ReadReg(R15 (PC)) returns 0x20000000 (0000ms, 14269ms total) +T06D0 790:869 JLINK_ClrBPEx(BPHandle = 0x00000008) returns 0x00 (0000ms, 14269ms total) +T06D0 790:869 JLINK_ReadReg(R0) returns 0x00000000 (0000ms, 14269ms total) +T06D0 790:928 JLINK_WriteMem(0x20000000, 0x0164 Bytes, ...) - Data: 00 BE 0A E0 0D 78 2D 06 68 40 08 24 40 00 00 D3 ... -- CPU_WriteMem(356 bytes @ 0x20000000) returns 0x164 (0004ms, 14273ms total) +T06D0 790:932 JLINK_WriteReg(R0, 0x08000000) returns 0x00 (0000ms, 14273ms total) +T06D0 790:932 JLINK_WriteReg(R1, 0x00B71B00) returns 0x00 (0000ms, 14273ms total) +T06D0 790:932 JLINK_WriteReg(R2, 0x00000002) returns 0x00 (0000ms, 14273ms total) +T06D0 790:932 JLINK_WriteReg(R3, 0x00000000) returns 0x00 (0000ms, 14273ms total) +T06D0 790:932 JLINK_WriteReg(R4, 0x00000000) returns 0x00 (0000ms, 14273ms total) +T06D0 790:932 JLINK_WriteReg(R5, 0x00000000) returns 0x00 (0000ms, 14273ms total) +T06D0 790:932 JLINK_WriteReg(R6, 0x00000000) returns 0x00 (0000ms, 14273ms total) +T06D0 790:932 JLINK_WriteReg(R7, 0x00000000) returns 0x00 (0000ms, 14273ms total) +T06D0 790:932 JLINK_WriteReg(R8, 0x00000000) returns 0x00 (0000ms, 14273ms total) +T06D0 790:932 JLINK_WriteReg(R9, 0x20000160) returns 0x00 (0000ms, 14273ms total) +T06D0 790:932 JLINK_WriteReg(R10, 0x00000000) returns 0x00 (0000ms, 14273ms total) +T06D0 790:932 JLINK_WriteReg(R11, 0x00000000) returns 0x00 (0000ms, 14273ms total) +T06D0 790:932 JLINK_WriteReg(R12, 0x00000000) returns 0x00 (0000ms, 14273ms total) +T06D0 790:932 JLINK_WriteReg(R13 (SP), 0x20001000) returns 0x00 (0000ms, 14273ms total) +T06D0 790:932 JLINK_WriteReg(R14, 0x20000001) returns 0x00 (0000ms, 14273ms total) +T06D0 790:932 JLINK_WriteReg(R15 (PC), 0x20000038) returns 0x00 (0000ms, 14273ms total) +T06D0 790:932 JLINK_WriteReg(XPSR, 0x01000000) returns 0x00 (0000ms, 14273ms total) +T06D0 790:932 JLINK_WriteReg(MSP, 0x20001000) returns 0x00 (0000ms, 14273ms total) +T06D0 790:932 JLINK_WriteReg(PSP, 0x20001000) returns 0x00 (0000ms, 14273ms total) +T06D0 790:932 JLINK_WriteReg(CFBP, 0x00000000) returns 0x00 (0000ms, 14273ms total) +T06D0 790:932 JLINK_SetBPEx(Addr = 0x20000000, Type = 0xFFFFFFF2) -- CPU_ReadMem(2 bytes @ 0x20000000) returns 0x00000009 (0001ms, 14274ms total) +T06D0 790:933 JLINK_Go() -- CPU_WriteMem(2 bytes @ 0x20000000) (0002ms, 14276ms total) +T06D0 790:935 JLINK_IsHalted() -- CPU_ReadMem(2 bytes @ 0x20000000) returns TRUE (0004ms, 14280ms total) +T06D0 790:939 JLINK_ReadReg(R15 (PC)) returns 0x20000000 (0000ms, 14276ms total) +T06D0 790:939 JLINK_ClrBPEx(BPHandle = 0x00000009) returns 0x00 (0000ms, 14276ms total) +T06D0 790:939 JLINK_ReadReg(R0) returns 0x00000000 (0000ms, 14276ms total) +T06D0 790:939 JLINK_WriteMem(0x20000164, 0x029C Bytes, ...) - Data: 88 06 00 20 89 01 00 08 91 01 00 08 93 01 00 08 ... -- CPU_WriteMem(668 bytes @ 0x20000164) returns 0x29C (0006ms, 14282ms total) +T06D0 790:945 JLINK_WriteMem(0x20000400, 0x0164 Bytes, ...) - Data: 10 0C BC F1 00 0F 03 D0 91 F8 02 C0 4C EA 05 05 ... -- CPU_WriteMem(356 bytes @ 0x20000400) returns 0x164 (0003ms, 14285ms total) +T06D0 790:948 JLINK_WriteReg(R0, 0x08000000) returns 0x00 (0000ms, 14285ms total) +T06D0 790:948 JLINK_WriteReg(R1, 0x00000400) returns 0x00 (0000ms, 14285ms total) +T06D0 790:948 JLINK_WriteReg(R2, 0x20000164) returns 0x00 (0000ms, 14285ms total) +T06D0 790:948 JLINK_WriteReg(R3, 0x00000000) returns 0x00 (0000ms, 14285ms total) +T06D0 790:948 JLINK_WriteReg(R4, 0x00000000) returns 0x00 (0000ms, 14285ms total) +T06D0 790:948 JLINK_WriteReg(R5, 0x00000000) returns 0x00 (0000ms, 14285ms total) +T06D0 790:948 JLINK_WriteReg(R6, 0x00000000) returns 0x00 (0000ms, 14285ms total) +T06D0 790:948 JLINK_WriteReg(R7, 0x00000000) returns 0x00 (0000ms, 14285ms total) +T06D0 790:948 JLINK_WriteReg(R8, 0x00000000) returns 0x00 (0000ms, 14285ms total) +T06D0 790:948 JLINK_WriteReg(R9, 0x20000160) returns 0x00 (0000ms, 14285ms total) +T06D0 790:948 JLINK_WriteReg(R10, 0x00000000) returns 0x00 (0000ms, 14285ms total) +T06D0 790:948 JLINK_WriteReg(R11, 0x00000000) returns 0x00 (0000ms, 14285ms total) +T06D0 790:948 JLINK_WriteReg(R12, 0x00000000) returns 0x00 (0000ms, 14285ms total) +T06D0 790:948 JLINK_WriteReg(R13 (SP), 0x20001000) returns 0x00 (0000ms, 14285ms total) +T06D0 790:948 JLINK_WriteReg(R14, 0x20000001) returns 0x00 (0000ms, 14285ms total) +T06D0 790:948 JLINK_WriteReg(R15 (PC), 0x200000F4) returns 0x00 (0000ms, 14285ms total) +T06D0 790:948 JLINK_WriteReg(XPSR, 0x01000000) returns 0x00 (0000ms, 14285ms total) +T06D0 790:949 JLINK_WriteReg(MSP, 0x20001000) returns 0x00 (0000ms, 14286ms total) +T06D0 790:949 JLINK_WriteReg(PSP, 0x20001000) returns 0x00 (0000ms, 14286ms total) +T06D0 790:949 JLINK_WriteReg(CFBP, 0x00000000) returns 0x00 (0000ms, 14286ms total) +T06D0 790:949 JLINK_SetBPEx(Addr = 0x20000000, Type = 0xFFFFFFF2) returns 0x0000000A (0000ms, 14286ms total) +T06D0 790:949 JLINK_Go() (0001ms, 14287ms total) +T06D0 790:950 JLINK_IsHalted() returns FALSE (0000ms, 14287ms total) +T06D0 790:958 JLINK_IsHalted() returns FALSE (0000ms, 14287ms total) +T06D0 790:960 JLINK_IsHalted() returns FALSE (0000ms, 14287ms total) +T06D0 790:962 JLINK_IsHalted() returns FALSE (0000ms, 14287ms total) +T06D0 790:964 JLINK_IsHalted() returns FALSE (0000ms, 14287ms total) +T06D0 790:966 JLINK_IsHalted() returns FALSE (0000ms, 14287ms total) +T06D0 790:968 JLINK_IsHalted() returns FALSE (0000ms, 14287ms total) +T06D0 790:970 JLINK_IsHalted() returns FALSE (0000ms, 14287ms total) +T06D0 790:972 JLINK_IsHalted() returns FALSE (0000ms, 14287ms total) +T06D0 790:977 JLINK_IsHalted() returns FALSE (0000ms, 14287ms total) +T06D0 790:979 JLINK_IsHalted() returns FALSE (0000ms, 14287ms total) +T06D0 790:981 JLINK_IsHalted() -- CPU_ReadMem(2 bytes @ 0x20000000) returns TRUE (0004ms, 14291ms total) +T06D0 790:985 JLINK_ReadReg(R15 (PC)) returns 0x20000000 (0000ms, 14287ms total) +T06D0 790:985 JLINK_ClrBPEx(BPHandle = 0x0000000A) returns 0x00 (0000ms, 14287ms total) +T06D0 790:985 JLINK_ReadReg(R0) returns 0x00000000 (0000ms, 14287ms total) +T06D0 790:985 JLINK_WriteMem(0x20000164, 0x029C Bytes, ...) - Data: F1 D1 29 48 00 68 00 F4 00 30 10 B1 01 20 00 90 ... -- CPU_WriteMem(668 bytes @ 0x20000164) returns 0x29C (0006ms, 14293ms total) +T06D0 790:991 JLINK_WriteMem(0x20000400, 0x0164 Bytes, ...) - Data: 4F F6 8F 75 2C 40 4F F6 FC 75 2C 40 0D 88 2C 43 ... -- CPU_WriteMem(356 bytes @ 0x20000400) returns 0x164 (0003ms, 14296ms total) +T06D0 790:994 JLINK_WriteReg(R0, 0x08000400) returns 0x00 (0000ms, 14296ms total) +T06D0 790:994 JLINK_WriteReg(R1, 0x00000400) returns 0x00 (0000ms, 14296ms total) +T06D0 790:994 JLINK_WriteReg(R2, 0x20000164) returns 0x00 (0000ms, 14296ms total) +T06D0 790:994 JLINK_WriteReg(R3, 0x00000000) returns 0x00 (0000ms, 14296ms total) +T06D0 790:994 JLINK_WriteReg(R4, 0x00000000) returns 0x00 (0000ms, 14296ms total) +T06D0 790:994 JLINK_WriteReg(R5, 0x00000000) returns 0x00 (0000ms, 14296ms total) +T06D0 790:994 JLINK_WriteReg(R6, 0x00000000) returns 0x00 (0000ms, 14296ms total) +T06D0 790:994 JLINK_WriteReg(R7, 0x00000000) returns 0x00 (0000ms, 14296ms total) +T06D0 790:994 JLINK_WriteReg(R8, 0x00000000) returns 0x00 (0001ms, 14297ms total) +T06D0 790:995 JLINK_WriteReg(R9, 0x20000160) returns 0x00 (0000ms, 14297ms total) +T06D0 790:995 JLINK_WriteReg(R10, 0x00000000) returns 0x00 (0000ms, 14297ms total) +T06D0 790:995 JLINK_WriteReg(R11, 0x00000000) returns 0x00 (0000ms, 14297ms total) +T06D0 790:995 JLINK_WriteReg(R12, 0x00000000) returns 0x00 (0000ms, 14297ms total) +T06D0 790:995 JLINK_WriteReg(R13 (SP), 0x20001000) returns 0x00 (0000ms, 14297ms total) +T06D0 790:995 JLINK_WriteReg(R14, 0x20000001) returns 0x00 (0000ms, 14297ms total) +T06D0 790:995 JLINK_WriteReg(R15 (PC), 0x200000F4) returns 0x00 (0000ms, 14297ms total) +T06D0 790:995 JLINK_WriteReg(XPSR, 0x01000000) returns 0x00 (0000ms, 14297ms total) +T06D0 790:995 JLINK_WriteReg(MSP, 0x20001000) returns 0x00 (0000ms, 14297ms total) +T06D0 790:995 JLINK_WriteReg(PSP, 0x20001000) returns 0x00 (0000ms, 14297ms total) +T06D0 790:995 JLINK_WriteReg(CFBP, 0x00000000) returns 0x00 (0000ms, 14297ms total) +T06D0 790:995 JLINK_SetBPEx(Addr = 0x20000000, Type = 0xFFFFFFF2) returns 0x0000000B (0000ms, 14297ms total) +T06D0 790:995 JLINK_Go() (0001ms, 14298ms total) +T06D0 790:996 JLINK_IsHalted() returns FALSE (0001ms, 14299ms total) +T06D0 791:001 JLINK_IsHalted() returns FALSE (0000ms, 14298ms total) +T06D0 791:003 JLINK_IsHalted() returns FALSE (0000ms, 14298ms total) +T06D0 791:007 JLINK_IsHalted() returns FALSE (0000ms, 14298ms total) +T06D0 791:009 JLINK_IsHalted() returns FALSE (0000ms, 14298ms total) +T06D0 791:011 JLINK_IsHalted() returns FALSE (0000ms, 14298ms total) +T06D0 791:013 JLINK_IsHalted() returns FALSE (0000ms, 14298ms total) +T06D0 791:018 JLINK_IsHalted() returns FALSE (0000ms, 14298ms total) +T06D0 791:020 JLINK_IsHalted() returns FALSE (0000ms, 14298ms total) +T06D0 791:022 JLINK_IsHalted() returns FALSE (0000ms, 14298ms total) +T06D0 791:024 JLINK_IsHalted() returns FALSE (0000ms, 14298ms total) +T06D0 791:026 JLINK_IsHalted() returns FALSE (0000ms, 14298ms total) +T06D0 791:028 JLINK_IsHalted() -- CPU_ReadMem(2 bytes @ 0x20000000) returns TRUE (0003ms, 14301ms total) +T06D0 791:031 JLINK_ReadReg(R15 (PC)) returns 0x20000000 (0000ms, 14298ms total) +T06D0 791:032 JLINK_ClrBPEx(BPHandle = 0x0000000B) returns 0x00 (0000ms, 14298ms total) +T06D0 791:032 JLINK_ReadReg(R0) returns 0x00000000 (0000ms, 14298ms total) +T06D0 791:032 JLINK_WriteMem(0x20000164, 0x029C Bytes, ...) - Data: 98 42 05 D0 0D 4B 98 42 02 D0 0D 4B 98 42 01 D1 ... -- CPU_WriteMem(668 bytes @ 0x20000164) returns 0x29C (0006ms, 14304ms total) +T06D0 791:038 JLINK_WriteMem(0x20000400, 0x0164 Bytes, ...) - Data: FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF ... -- CPU_WriteMem(356 bytes @ 0x20000400) returns 0x164 (0004ms, 14308ms total) +T06D0 791:042 JLINK_WriteReg(R0, 0x08000800) returns 0x00 (0000ms, 14308ms total) +T06D0 791:042 JLINK_WriteReg(R1, 0x0000026C) returns 0x00 (0000ms, 14308ms total) +T06D0 791:042 JLINK_WriteReg(R2, 0x20000164) returns 0x00 (0000ms, 14308ms total) +T06D0 791:042 JLINK_WriteReg(R3, 0x00000000) returns 0x00 (0000ms, 14308ms total) +T06D0 791:042 JLINK_WriteReg(R4, 0x00000000) returns 0x00 (0000ms, 14308ms total) +T06D0 791:042 JLINK_WriteReg(R5, 0x00000000) returns 0x00 (0000ms, 14308ms total) +T06D0 791:042 JLINK_WriteReg(R6, 0x00000000) returns 0x00 (0000ms, 14308ms total) +T06D0 791:042 JLINK_WriteReg(R7, 0x00000000) returns 0x00 (0000ms, 14308ms total) +T06D0 791:042 JLINK_WriteReg(R8, 0x00000000) returns 0x00 (0000ms, 14308ms total) +T06D0 791:042 JLINK_WriteReg(R9, 0x20000160) returns 0x00 (0000ms, 14308ms total) +T06D0 791:042 JLINK_WriteReg(R10, 0x00000000) returns 0x00 (0000ms, 14308ms total) +T06D0 791:042 JLINK_WriteReg(R11, 0x00000000) returns 0x00 (0000ms, 14308ms total) +T06D0 791:042 JLINK_WriteReg(R12, 0x00000000) returns 0x00 (0000ms, 14308ms total) +T06D0 791:042 JLINK_WriteReg(R13 (SP), 0x20001000) returns 0x00 (0000ms, 14308ms total) +T06D0 791:042 JLINK_WriteReg(R14, 0x20000001) returns 0x00 (0000ms, 14308ms total) +T06D0 791:042 JLINK_WriteReg(R15 (PC), 0x200000F4) returns 0x00 (0000ms, 14308ms total) +T06D0 791:042 JLINK_WriteReg(XPSR, 0x01000000) returns 0x00 (0000ms, 14308ms total) +T06D0 791:042 JLINK_WriteReg(MSP, 0x20001000) returns 0x00 (0000ms, 14308ms total) +T06D0 791:042 JLINK_WriteReg(PSP, 0x20001000) returns 0x00 (0000ms, 14308ms total) +T06D0 791:042 JLINK_WriteReg(CFBP, 0x00000000) returns 0x00 (0000ms, 14308ms total) +T06D0 791:042 JLINK_SetBPEx(Addr = 0x20000000, Type = 0xFFFFFFF2) returns 0x0000000C (0000ms, 14308ms total) +T06D0 791:042 JLINK_Go() (0001ms, 14309ms total) +T06D0 791:043 JLINK_IsHalted() returns FALSE (0001ms, 14310ms total) +T06D0 791:049 JLINK_IsHalted() returns FALSE (0000ms, 14309ms total) +T06D0 791:051 JLINK_IsHalted() returns FALSE (0000ms, 14309ms total) +T06D0 791:053 JLINK_IsHalted() returns FALSE (0000ms, 14309ms total) +T06D0 791:055 JLINK_IsHalted() returns FALSE (0000ms, 14309ms total) +T06D0 791:057 JLINK_IsHalted() returns FALSE (0000ms, 14309ms total) +T06D0 791:059 JLINK_IsHalted() returns FALSE (0000ms, 14309ms total) +T06D0 791:066 JLINK_IsHalted() -- CPU_ReadMem(2 bytes @ 0x20000000) returns TRUE (0004ms, 14313ms total) +T06D0 791:070 JLINK_ReadReg(R15 (PC)) returns 0x20000000 (0000ms, 14309ms total) +T06D0 791:070 JLINK_ClrBPEx(BPHandle = 0x0000000C) returns 0x00 (0000ms, 14309ms total) +T06D0 791:070 JLINK_ReadReg(R0) returns 0x00000000 (0000ms, 14309ms total) +T06D0 791:070 JLINK_WriteReg(R0, 0x00000002) returns 0x00 (0000ms, 14309ms total) +T06D0 791:070 JLINK_WriteReg(R1, 0x0000026C) returns 0x00 (0000ms, 14309ms total) +T06D0 791:070 JLINK_WriteReg(R2, 0x20000164) returns 0x00 (0000ms, 14309ms total) +T06D0 791:070 JLINK_WriteReg(R3, 0x00000000) returns 0x00 (0000ms, 14309ms total) +T06D0 791:070 JLINK_WriteReg(R4, 0x00000000) returns 0x00 (0000ms, 14309ms total) +T06D0 791:070 JLINK_WriteReg(R5, 0x00000000) returns 0x00 (0000ms, 14309ms total) +T06D0 791:070 JLINK_WriteReg(R6, 0x00000000) returns 0x00 (0000ms, 14309ms total) +T06D0 791:070 JLINK_WriteReg(R7, 0x00000000) returns 0x00 (0000ms, 14309ms total) +T06D0 791:070 JLINK_WriteReg(R8, 0x00000000) returns 0x00 (0000ms, 14309ms total) +T06D0 791:070 JLINK_WriteReg(R9, 0x20000160) returns 0x00 (0000ms, 14309ms total) +T06D0 791:070 JLINK_WriteReg(R10, 0x00000000) returns 0x00 (0000ms, 14309ms total) +T06D0 791:070 JLINK_WriteReg(R11, 0x00000000) returns 0x00 (0000ms, 14309ms total) +T06D0 791:070 JLINK_WriteReg(R12, 0x00000000) returns 0x00 (0000ms, 14309ms total) +T06D0 791:070 JLINK_WriteReg(R13 (SP), 0x20001000) returns 0x00 (0000ms, 14309ms total) +T06D0 791:070 JLINK_WriteReg(R14, 0x20000001) returns 0x00 (0000ms, 14309ms total) +T06D0 791:070 JLINK_WriteReg(R15 (PC), 0x2000006A) returns 0x00 (0000ms, 14309ms total) +T06D0 791:070 JLINK_WriteReg(XPSR, 0x01000000) returns 0x00 (0000ms, 14309ms total) +T06D0 791:070 JLINK_WriteReg(MSP, 0x20001000) returns 0x00 (0000ms, 14309ms total) +T06D0 791:070 JLINK_WriteReg(PSP, 0x20001000) returns 0x00 (0000ms, 14309ms total) +T06D0 791:070 JLINK_WriteReg(CFBP, 0x00000000) returns 0x00 (0000ms, 14309ms total) +T06D0 791:070 JLINK_SetBPEx(Addr = 0x20000000, Type = 0xFFFFFFF2) returns 0x0000000D (0000ms, 14309ms total) +T06D0 791:070 JLINK_Go() (0002ms, 14311ms total) +T06D0 791:072 JLINK_IsHalted() -- CPU_ReadMem(2 bytes @ 0x20000000) returns TRUE (0004ms, 14315ms total) +T06D0 791:076 JLINK_ReadReg(R15 (PC)) returns 0x20000000 (0000ms, 14311ms total) +T06D0 791:076 JLINK_ClrBPEx(BPHandle = 0x0000000D) returns 0x00 (0000ms, 14311ms total) +T06D0 791:076 JLINK_ReadReg(R0) returns 0x00000000 (0000ms, 14311ms total) +T06D0 791:134 JLINK_WriteMem(0x20000000, 0x0164 Bytes, ...) - Data: 00 BE 0A E0 0D 78 2D 06 68 40 08 24 40 00 00 D3 ... -- CPU_WriteMem(356 bytes @ 0x20000000) returns 0x164 (0004ms, 14315ms total) +T06D0 791:138 JLINK_WriteReg(R0, 0x08000000) returns 0x00 (0000ms, 14315ms total) +T06D0 791:138 JLINK_WriteReg(R1, 0x00B71B00) returns 0x00 (0000ms, 14315ms total) +T06D0 791:138 JLINK_WriteReg(R2, 0x00000003) returns 0x00 (0000ms, 14315ms total) +T06D0 791:138 JLINK_WriteReg(R3, 0x00000000) returns 0x00 (0000ms, 14315ms total) +T06D0 791:138 JLINK_WriteReg(R4, 0x00000000) returns 0x00 (0000ms, 14315ms total) +T06D0 791:138 JLINK_WriteReg(R5, 0x00000000) returns 0x00 (0000ms, 14315ms total) +T06D0 791:138 JLINK_WriteReg(R6, 0x00000000) returns 0x00 (0000ms, 14315ms total) +T06D0 791:138 JLINK_WriteReg(R7, 0x00000000) returns 0x00 (0000ms, 14315ms total) +T06D0 791:138 JLINK_WriteReg(R8, 0x00000000) returns 0x00 (0000ms, 14315ms total) +T06D0 791:138 JLINK_WriteReg(R9, 0x20000160) returns 0x00 (0000ms, 14315ms total) +T06D0 791:138 JLINK_WriteReg(R10, 0x00000000) returns 0x00 (0000ms, 14315ms total) +T06D0 791:138 JLINK_WriteReg(R11, 0x00000000) returns 0x00 (0000ms, 14315ms total) +T06D0 791:138 JLINK_WriteReg(R12, 0x00000000) returns 0x00 (0000ms, 14315ms total) +T06D0 791:138 JLINK_WriteReg(R13 (SP), 0x20001000) returns 0x00 (0000ms, 14315ms total) +T06D0 791:138 JLINK_WriteReg(R14, 0x20000001) returns 0x00 (0000ms, 14315ms total) +T06D0 791:138 JLINK_WriteReg(R15 (PC), 0x20000038) returns 0x00 (0000ms, 14315ms total) +T06D0 791:138 JLINK_WriteReg(XPSR, 0x01000000) returns 0x00 (0000ms, 14315ms total) +T06D0 791:138 JLINK_WriteReg(MSP, 0x20001000) returns 0x00 (0000ms, 14315ms total) +T06D0 791:138 JLINK_WriteReg(PSP, 0x20001000) returns 0x00 (0000ms, 14315ms total) +T06D0 791:138 JLINK_WriteReg(CFBP, 0x00000000) returns 0x00 (0000ms, 14315ms total) +T06D0 791:138 JLINK_SetBPEx(Addr = 0x20000000, Type = 0xFFFFFFF2) -- CPU_ReadMem(2 bytes @ 0x20000000) returns 0x0000000E (0001ms, 14316ms total) +T06D0 791:139 JLINK_Go() -- CPU_WriteMem(2 bytes @ 0x20000000) (0002ms, 14318ms total) +T06D0 791:141 JLINK_IsHalted() -- CPU_ReadMem(2 bytes @ 0x20000000) returns TRUE (0004ms, 14322ms total) +T06D0 791:145 JLINK_ReadReg(R15 (PC)) returns 0x20000000 (0000ms, 14318ms total) +T06D0 791:145 JLINK_ClrBPEx(BPHandle = 0x0000000E) returns 0x00 (0000ms, 14318ms total) +T06D0 791:145 JLINK_ReadReg(R0) returns 0x00000000 (0000ms, 14318ms total) +T06D0 791:145 JLINK_WriteReg(R0, 0xFFFFFFFF) returns 0x00 (0000ms, 14318ms total) +T06D0 791:145 JLINK_WriteReg(R1, 0x08000000) returns 0x00 (0000ms, 14318ms total) +T06D0 791:145 JLINK_WriteReg(R2, 0x00000A6C) returns 0x00 (0000ms, 14318ms total) +T06D0 791:145 JLINK_WriteReg(R3, 0x04C11DB7) returns 0x00 (0000ms, 14318ms total) +T06D0 791:145 JLINK_WriteReg(R4, 0x00000000) returns 0x00 (0000ms, 14318ms total) +T06D0 791:145 JLINK_WriteReg(R5, 0x00000000) returns 0x00 (0000ms, 14318ms total) +T06D0 791:145 JLINK_WriteReg(R6, 0x00000000) returns 0x00 (0000ms, 14318ms total) +T06D0 791:145 JLINK_WriteReg(R7, 0x00000000) returns 0x00 (0000ms, 14318ms total) +T06D0 791:145 JLINK_WriteReg(R8, 0x00000000) returns 0x00 (0000ms, 14318ms total) +T06D0 791:145 JLINK_WriteReg(R9, 0x20000160) returns 0x00 (0000ms, 14318ms total) +T06D0 791:145 JLINK_WriteReg(R10, 0x00000000) returns 0x00 (0000ms, 14318ms total) +T06D0 791:145 JLINK_WriteReg(R11, 0x00000000) returns 0x00 (0000ms, 14318ms total) +T06D0 791:145 JLINK_WriteReg(R12, 0x00000000) returns 0x00 (0000ms, 14318ms total) +T06D0 791:145 JLINK_WriteReg(R13 (SP), 0x20001000) returns 0x00 (0000ms, 14318ms total) +T06D0 791:145 JLINK_WriteReg(R14, 0x20000001) returns 0x00 (0000ms, 14318ms total) +T06D0 791:145 JLINK_WriteReg(R15 (PC), 0x20000002) returns 0x00 (0000ms, 14318ms total) +T06D0 791:145 JLINK_WriteReg(XPSR, 0x01000000) returns 0x00 (0000ms, 14318ms total) +T06D0 791:145 JLINK_WriteReg(MSP, 0x20001000) returns 0x00 (0000ms, 14318ms total) +T06D0 791:145 JLINK_WriteReg(PSP, 0x20001000) returns 0x00 (0000ms, 14318ms total) +T06D0 791:145 JLINK_WriteReg(CFBP, 0x00000000) returns 0x00 (0000ms, 14318ms total) +T06D0 791:145 JLINK_SetBPEx(Addr = 0x20000000, Type = 0xFFFFFFF2) returns 0x0000000F (0000ms, 14318ms total) +T06D0 791:145 JLINK_Go() (0002ms, 14320ms total) +T06D0 791:147 JLINK_IsHalted() returns FALSE (0000ms, 14320ms total) +T06D0 791:153 JLINK_IsHalted() returns FALSE (0000ms, 14320ms total) +T06D0 791:155 JLINK_IsHalted() returns FALSE (0000ms, 14320ms total) +T06D0 791:157 JLINK_IsHalted() returns FALSE (0000ms, 14320ms total) +T06D0 791:159 JLINK_IsHalted() returns FALSE (0000ms, 14320ms total) +T06D0 791:163 JLINK_IsHalted() returns FALSE (0000ms, 14320ms total) +T06D0 791:165 JLINK_IsHalted() returns FALSE (0000ms, 14320ms total) +T06D0 791:167 JLINK_IsHalted() returns FALSE (0000ms, 14320ms total) +T06D0 791:169 JLINK_IsHalted() returns FALSE (0000ms, 14320ms total) +T06D0 791:171 JLINK_IsHalted() returns FALSE (0000ms, 14320ms total) +T06D0 791:177 JLINK_IsHalted() -- CPU_ReadMem(2 bytes @ 0x20000000) returns TRUE (0004ms, 14324ms total) +T06D0 791:181 JLINK_ReadReg(R15 (PC)) returns 0x20000000 (0000ms, 14320ms total) +T06D0 791:181 JLINK_ClrBPEx(BPHandle = 0x0000000F) returns 0x00 (0000ms, 14320ms total) +T06D0 791:181 JLINK_ReadReg(R0) returns 0x48624F75 (0000ms, 14320ms total) +T06D0 791:181 JLINK_WriteReg(R0, 0x00000003) returns 0x00 (0001ms, 14321ms total) +T06D0 791:182 JLINK_WriteReg(R1, 0x08000000) returns 0x00 (0000ms, 14321ms total) +T06D0 791:182 JLINK_WriteReg(R2, 0x00000A6C) returns 0x00 (0000ms, 14321ms total) +T06D0 791:182 JLINK_WriteReg(R3, 0x04C11DB7) returns 0x00 (0000ms, 14321ms total) +T06D0 791:182 JLINK_WriteReg(R4, 0x00000000) returns 0x00 (0000ms, 14321ms total) +T06D0 791:182 JLINK_WriteReg(R5, 0x00000000) returns 0x00 (0000ms, 14321ms total) +T06D0 791:182 JLINK_WriteReg(R6, 0x00000000) returns 0x00 (0000ms, 14321ms total) +T06D0 791:182 JLINK_WriteReg(R7, 0x00000000) returns 0x00 (0000ms, 14321ms total) +T06D0 791:182 JLINK_WriteReg(R8, 0x00000000) returns 0x00 (0000ms, 14321ms total) +T06D0 791:182 JLINK_WriteReg(R9, 0x20000160) returns 0x00 (0000ms, 14321ms total) +T06D0 791:182 JLINK_WriteReg(R10, 0x00000000) returns 0x00 (0000ms, 14321ms total) +T06D0 791:182 JLINK_WriteReg(R11, 0x00000000) returns 0x00 (0000ms, 14321ms total) +T06D0 791:182 JLINK_WriteReg(R12, 0x00000000) returns 0x00 (0000ms, 14321ms total) +T06D0 791:182 JLINK_WriteReg(R13 (SP), 0x20001000) returns 0x00 (0000ms, 14321ms total) +T06D0 791:182 JLINK_WriteReg(R14, 0x20000001) returns 0x00 (0000ms, 14321ms total) +T06D0 791:182 JLINK_WriteReg(R15 (PC), 0x2000006A) returns 0x00 (0000ms, 14321ms total) +T06D0 791:182 JLINK_WriteReg(XPSR, 0x01000000) returns 0x00 (0000ms, 14321ms total) +T06D0 791:182 JLINK_WriteReg(MSP, 0x20001000) returns 0x00 (0000ms, 14321ms total) +T06D0 791:182 JLINK_WriteReg(PSP, 0x20001000) returns 0x00 (0000ms, 14321ms total) +T06D0 791:182 JLINK_WriteReg(CFBP, 0x00000000) returns 0x00 (0000ms, 14321ms total) +T06D0 791:182 JLINK_SetBPEx(Addr = 0x20000000, Type = 0xFFFFFFF2) returns 0x00000010 (0000ms, 14321ms total) +T06D0 791:182 JLINK_Go() (0001ms, 14322ms total) +T06D0 791:183 JLINK_IsHalted() -- CPU_ReadMem(2 bytes @ 0x20000000) returns TRUE (0004ms, 14326ms total) +T06D0 791:187 JLINK_ReadReg(R15 (PC)) returns 0x20000000 (0000ms, 14322ms total) +T06D0 791:187 JLINK_ClrBPEx(BPHandle = 0x00000010) returns 0x00 (0000ms, 14322ms total) +T06D0 791:187 JLINK_ReadReg(R0) returns 0x00000000 (0000ms, 14322ms total) +T06D0 791:243 JLINK_WriteMemEx(0x20000000, 0x0002 Bytes, ..., AccessWidth = 33554432) - Data: FE E7Mis-aligned memory write: Address: 0x20000000, NumBytes: 2, Alignment: 2 (Halfword-aligned) + ***** Mis-aligned memory write: Address: 0x20000000, NumBytes: 2, Alignment: 2 (Halfword-aligned) -- CPU_WriteMem(2 bytes @ 0x20000000) returns 0x02 (0005ms, 14327ms total) +T06D0 791:544 JLINK_Close() >0x80 JTAG> >0x08 JTAG> (0003ms, 14330ms total) +T06D0 791:544 (0003ms, 14330ms total) +T06D0 791:544 Closed (0003ms, 14330ms total) diff --git a/steper/stm32/Listings/MG955.map b/steper/stm32/Listings/MG955.map new file mode 100644 index 0000000..b76d8f8 --- /dev/null +++ b/steper/stm32/Listings/MG955.map @@ -0,0 +1,851 @@ +Component: ARM Compiler 5.06 update 6 (build 750) Tool: armlink [4d35ed] + +============================================================================== + +Section Cross References + + main.o(i.GPIO_Configuration) refers to stm32f10x_gpio.o(i.GPIO_Init) for GPIO_Init + main.o(i.RCC_Configuration) refers to system_stm32f10x.o(i.SystemInit) for SystemInit + main.o(i.RCC_Configuration) refers to stm32f10x_rcc.o(i.RCC_APB2PeriphClockCmd) for RCC_APB2PeriphClockCmd + main.o(i.main) refers to main.o(i.RCC_Configuration) for RCC_Configuration + main.o(i.main) refers to main.o(i.GPIO_Configuration) for GPIO_Configuration + main.o(i.main) refers to stm32f10x_tim.o(i.TIM_TimeBaseInit) for TIM_TimeBaseInit + main.o(i.main) refers to stm32f10x_tim.o(i.TIM_OC1Init) for TIM_OC1Init + main.o(i.main) refers to stm32f10x_tim.o(i.TIM_OC2Init) for TIM_OC2Init + main.o(i.main) refers to stm32f10x_tim.o(i.TIM_OC3Init) for TIM_OC3Init + main.o(i.main) refers to stm32f10x_tim.o(i.TIM_OC4Init) for TIM_OC4Init + main.o(i.main) refers to stm32f10x_tim.o(i.TIM_Cmd) for TIM_Cmd + main.o(i.main) refers to stm32f10x_tim.o(i.TIM_CtrlPWMOutputs) for TIM_CtrlPWMOutputs + main.o(i.main) refers to main.o(i.sleep1sec) for sleep1sec + main.o(i.main) refers to main.o(.bss) for TIM_TimeBaseStructure + main.o(i.main) refers to main.o(.data) for CCR1_Val + stm32f10x_gpio.o(i.GPIO_AFIODeInit) refers to stm32f10x_rcc.o(i.RCC_APB2PeriphResetCmd) for RCC_APB2PeriphResetCmd + stm32f10x_gpio.o(i.GPIO_DeInit) refers to stm32f10x_rcc.o(i.RCC_APB2PeriphResetCmd) for RCC_APB2PeriphResetCmd + stm32f10x_rcc.o(i.RCC_GetClocksFreq) refers to stm32f10x_rcc.o(.data) for APBAHBPrescTable + stm32f10x_rcc.o(i.RCC_WaitForHSEStartUp) refers to stm32f10x_rcc.o(i.RCC_GetFlagStatus) for RCC_GetFlagStatus + stm32f10x_tim.o(i.TIM_DeInit) refers to stm32f10x_rcc.o(i.RCC_APB2PeriphResetCmd) for RCC_APB2PeriphResetCmd + stm32f10x_tim.o(i.TIM_DeInit) refers to stm32f10x_rcc.o(i.RCC_APB1PeriphResetCmd) for RCC_APB1PeriphResetCmd + stm32f10x_tim.o(i.TIM_ETRClockMode1Config) refers to stm32f10x_tim.o(i.TIM_ETRConfig) for TIM_ETRConfig + stm32f10x_tim.o(i.TIM_ETRClockMode2Config) refers to stm32f10x_tim.o(i.TIM_ETRConfig) for TIM_ETRConfig + stm32f10x_tim.o(i.TIM_ICInit) refers to stm32f10x_tim.o(i.TI1_Config) for TI1_Config + stm32f10x_tim.o(i.TIM_ICInit) refers to stm32f10x_tim.o(i.TIM_SetIC1Prescaler) for TIM_SetIC1Prescaler + stm32f10x_tim.o(i.TIM_ICInit) refers to stm32f10x_tim.o(i.TI2_Config) for TI2_Config + stm32f10x_tim.o(i.TIM_ICInit) refers to stm32f10x_tim.o(i.TIM_SetIC2Prescaler) for TIM_SetIC2Prescaler + stm32f10x_tim.o(i.TIM_ICInit) refers to stm32f10x_tim.o(i.TI3_Config) for TI3_Config + stm32f10x_tim.o(i.TIM_ICInit) refers to stm32f10x_tim.o(i.TIM_SetIC3Prescaler) for TIM_SetIC3Prescaler + stm32f10x_tim.o(i.TIM_ICInit) refers to stm32f10x_tim.o(i.TI4_Config) for TI4_Config + stm32f10x_tim.o(i.TIM_ICInit) refers to stm32f10x_tim.o(i.TIM_SetIC4Prescaler) for TIM_SetIC4Prescaler + stm32f10x_tim.o(i.TIM_ITRxExternalClockConfig) refers to stm32f10x_tim.o(i.TIM_SelectInputTrigger) for TIM_SelectInputTrigger + stm32f10x_tim.o(i.TIM_PWMIConfig) refers to stm32f10x_tim.o(i.TI1_Config) for TI1_Config + stm32f10x_tim.o(i.TIM_PWMIConfig) refers to stm32f10x_tim.o(i.TIM_SetIC1Prescaler) for TIM_SetIC1Prescaler + stm32f10x_tim.o(i.TIM_PWMIConfig) refers to stm32f10x_tim.o(i.TI2_Config) for TI2_Config + stm32f10x_tim.o(i.TIM_PWMIConfig) refers to stm32f10x_tim.o(i.TIM_SetIC2Prescaler) for TIM_SetIC2Prescaler + stm32f10x_tim.o(i.TIM_TIxExternalClockConfig) refers to stm32f10x_tim.o(i.TI2_Config) for TI2_Config + stm32f10x_tim.o(i.TIM_TIxExternalClockConfig) refers to stm32f10x_tim.o(i.TI1_Config) for TI1_Config + stm32f10x_tim.o(i.TIM_TIxExternalClockConfig) refers to stm32f10x_tim.o(i.TIM_SelectInputTrigger) for TIM_SelectInputTrigger + gpio_stm32f10x.o(i.GPIO_PinConfigure) refers to gpio_stm32f10x.o(i.GPIO_GetPortClockState) for GPIO_GetPortClockState + gpio_stm32f10x.o(i.GPIO_PinConfigure) refers to gpio_stm32f10x.o(i.GPIO_PortClock) for GPIO_PortClock + startup_stm32f10x_md.o(STACK) refers (Special) to heapauxi.o(.text) for __use_two_region_memory + startup_stm32f10x_md.o(HEAP) refers (Special) to heapauxi.o(.text) for __use_two_region_memory + startup_stm32f10x_md.o(RESET) refers (Special) to heapauxi.o(.text) for __use_two_region_memory + startup_stm32f10x_md.o(RESET) refers to startup_stm32f10x_md.o(STACK) for __initial_sp + startup_stm32f10x_md.o(RESET) refers to startup_stm32f10x_md.o(.text) for Reset_Handler + startup_stm32f10x_md.o(.text) refers (Special) to heapauxi.o(.text) for __use_two_region_memory + startup_stm32f10x_md.o(.text) refers to system_stm32f10x.o(i.SystemInit) for SystemInit + startup_stm32f10x_md.o(.text) refers to __main.o(!!!main) for __main + startup_stm32f10x_md.o(.text) refers to startup_stm32f10x_md.o(HEAP) for Heap_Mem + startup_stm32f10x_md.o(.text) refers to startup_stm32f10x_md.o(STACK) for Stack_Mem + system_stm32f10x.o(i.SetSysClock) refers to system_stm32f10x.o(i.SetSysClockTo72) for SetSysClockTo72 + system_stm32f10x.o(i.SystemCoreClockUpdate) refers to system_stm32f10x.o(.data) for SystemCoreClock + system_stm32f10x.o(i.SystemInit) refers to system_stm32f10x.o(i.SetSysClock) for SetSysClock + __main.o(!!!main) refers to __rtentry.o(.ARM.Collect$$rtentry$$00000000) for __rt_entry + __rtentry.o(.ARM.Collect$$rtentry$$00000000) refers (Special) to __rtentry2.o(.ARM.Collect$$rtentry$$0000000A) for __rt_entry_li + __rtentry.o(.ARM.Collect$$rtentry$$00000000) refers (Special) to __rtentry2.o(.ARM.Collect$$rtentry$$0000000D) for __rt_entry_main + __rtentry.o(.ARM.Collect$$rtentry$$00000000) refers (Special) to __rtentry2.o(.ARM.Collect$$rtentry$$0000000C) for __rt_entry_postli_1 + __rtentry.o(.ARM.Collect$$rtentry$$00000000) refers (Special) to __rtentry2.o(.ARM.Collect$$rtentry$$00000009) for __rt_entry_postsh_1 + __rtentry.o(.ARM.Collect$$rtentry$$00000000) refers (Special) to __rtentry2.o(.ARM.Collect$$rtentry$$00000002) for __rt_entry_presh_1 + __rtentry.o(.ARM.Collect$$rtentry$$00000000) refers (Special) to __rtentry4.o(.ARM.Collect$$rtentry$$00000004) for __rt_entry_sh + __rtentry2.o(.ARM.Collect$$rtentry$$00000008) refers to boardinit2.o(.text) for _platform_post_stackheap_init + __rtentry2.o(.ARM.Collect$$rtentry$$0000000A) refers to libinit.o(.ARM.Collect$$libinit$$00000000) for __rt_lib_init + __rtentry2.o(.ARM.Collect$$rtentry$$0000000B) refers to boardinit3.o(.text) for _platform_post_lib_init + __rtentry2.o(.ARM.Collect$$rtentry$$0000000D) refers to main.o(i.main) for main + __rtentry2.o(.ARM.Collect$$rtentry$$0000000D) refers to exit.o(.text) for exit + __rtentry2.o(.ARM.exidx) refers to __rtentry2.o(.ARM.Collect$$rtentry$$00000001) for .ARM.Collect$$rtentry$$00000001 + __rtentry2.o(.ARM.exidx) refers to __rtentry2.o(.ARM.Collect$$rtentry$$00000008) for .ARM.Collect$$rtentry$$00000008 + __rtentry2.o(.ARM.exidx) refers to __rtentry2.o(.ARM.Collect$$rtentry$$0000000A) for .ARM.Collect$$rtentry$$0000000A + __rtentry2.o(.ARM.exidx) refers to __rtentry2.o(.ARM.Collect$$rtentry$$0000000B) for .ARM.Collect$$rtentry$$0000000B + __rtentry2.o(.ARM.exidx) refers to __rtentry2.o(.ARM.Collect$$rtentry$$0000000D) for .ARM.Collect$$rtentry$$0000000D + __rtentry4.o(.ARM.Collect$$rtentry$$00000004) refers to sys_stackheap_outer.o(.text) for __user_setup_stackheap + __rtentry4.o(.ARM.exidx) refers to __rtentry4.o(.ARM.Collect$$rtentry$$00000004) for .ARM.Collect$$rtentry$$00000004 + sys_stackheap_outer.o(.text) refers to libspace.o(.text) for __user_perproc_libspace + sys_stackheap_outer.o(.text) refers to startup_stm32f10x_md.o(.text) for __user_initial_stackheap + exit.o(.text) refers to rtexit.o(.ARM.Collect$$rtexit$$00000000) for __rt_exit + libinit.o(.ARM.Collect$$libinit$$00000000) refers (Special) to libinit2.o(.ARM.Collect$$libinit$$0000002E) for __rt_lib_init_alloca_1 + libinit.o(.ARM.Collect$$libinit$$00000000) refers (Special) to libinit2.o(.ARM.Collect$$libinit$$0000002C) for __rt_lib_init_argv_1 + libinit.o(.ARM.Collect$$libinit$$00000000) refers (Special) to libinit2.o(.ARM.Collect$$libinit$$0000001B) for __rt_lib_init_atexit_1 + libinit.o(.ARM.Collect$$libinit$$00000000) refers (Special) to libinit2.o(.ARM.Collect$$libinit$$00000021) for __rt_lib_init_clock_1 + libinit.o(.ARM.Collect$$libinit$$00000000) refers (Special) to libinit2.o(.ARM.Collect$$libinit$$00000032) for __rt_lib_init_cpp_1 + libinit.o(.ARM.Collect$$libinit$$00000000) refers (Special) to libinit2.o(.ARM.Collect$$libinit$$00000030) for __rt_lib_init_exceptions_1 + libinit.o(.ARM.Collect$$libinit$$00000000) refers (Special) to libinit2.o(.ARM.Collect$$libinit$$00000002) for __rt_lib_init_fp_1 + libinit.o(.ARM.Collect$$libinit$$00000000) refers (Special) to libinit2.o(.ARM.Collect$$libinit$$0000001F) for __rt_lib_init_fp_trap_1 + libinit.o(.ARM.Collect$$libinit$$00000000) refers (Special) to libinit2.o(.ARM.Collect$$libinit$$00000023) for __rt_lib_init_getenv_1 + libinit.o(.ARM.Collect$$libinit$$00000000) refers (Special) to libinit2.o(.ARM.Collect$$libinit$$0000000A) for __rt_lib_init_heap_1 + libinit.o(.ARM.Collect$$libinit$$00000000) refers (Special) to libinit2.o(.ARM.Collect$$libinit$$00000011) for __rt_lib_init_lc_collate_1 + libinit.o(.ARM.Collect$$libinit$$00000000) refers (Special) to libinit2.o(.ARM.Collect$$libinit$$00000013) for __rt_lib_init_lc_ctype_1 + libinit.o(.ARM.Collect$$libinit$$00000000) refers (Special) to libinit2.o(.ARM.Collect$$libinit$$00000015) for __rt_lib_init_lc_monetary_1 + libinit.o(.ARM.Collect$$libinit$$00000000) refers (Special) to libinit2.o(.ARM.Collect$$libinit$$00000017) for __rt_lib_init_lc_numeric_1 + libinit.o(.ARM.Collect$$libinit$$00000000) refers (Special) to libinit2.o(.ARM.Collect$$libinit$$00000019) for __rt_lib_init_lc_time_1 + libinit.o(.ARM.Collect$$libinit$$00000000) refers (Special) to libinit2.o(.ARM.Collect$$libinit$$00000004) for __rt_lib_init_preinit_1 + libinit.o(.ARM.Collect$$libinit$$00000000) refers (Special) to libinit2.o(.ARM.Collect$$libinit$$0000000E) for __rt_lib_init_rand_1 + libinit.o(.ARM.Collect$$libinit$$00000000) refers (Special) to libinit2.o(.ARM.Collect$$libinit$$00000033) for __rt_lib_init_return + libinit.o(.ARM.Collect$$libinit$$00000000) refers (Special) to libinit2.o(.ARM.Collect$$libinit$$0000001D) for __rt_lib_init_signal_1 + libinit.o(.ARM.Collect$$libinit$$00000000) refers (Special) to libinit2.o(.ARM.Collect$$libinit$$00000025) for __rt_lib_init_stdio_1 + libinit.o(.ARM.Collect$$libinit$$00000000) refers (Special) to libinit2.o(.ARM.Collect$$libinit$$0000000C) for __rt_lib_init_user_alloc_1 + libspace.o(.text) refers to libspace.o(.bss) for __libspace_start + rtexit.o(.ARM.Collect$$rtexit$$00000000) refers (Special) to rtexit2.o(.ARM.Collect$$rtexit$$00000004) for __rt_exit_exit + rtexit.o(.ARM.Collect$$rtexit$$00000000) refers (Special) to rtexit2.o(.ARM.Collect$$rtexit$$00000003) for __rt_exit_ls + rtexit.o(.ARM.Collect$$rtexit$$00000000) refers (Special) to rtexit2.o(.ARM.Collect$$rtexit$$00000002) for __rt_exit_prels_1 + rtexit.o(.ARM.exidx) refers (Special) to rtexit2.o(.ARM.Collect$$rtexit$$00000004) for __rt_exit_exit + rtexit.o(.ARM.exidx) refers (Special) to rtexit2.o(.ARM.Collect$$rtexit$$00000003) for __rt_exit_ls + rtexit.o(.ARM.exidx) refers (Special) to rtexit2.o(.ARM.Collect$$rtexit$$00000002) for __rt_exit_prels_1 + rtexit.o(.ARM.exidx) refers to rtexit.o(.ARM.Collect$$rtexit$$00000000) for .ARM.Collect$$rtexit$$00000000 + libinit2.o(.ARM.Collect$$libinit$$00000010) refers to libinit2.o(.ARM.Collect$$libinit$$0000000F) for .ARM.Collect$$libinit$$0000000F + libinit2.o(.ARM.Collect$$libinit$$00000012) refers to libinit2.o(.ARM.Collect$$libinit$$0000000F) for .ARM.Collect$$libinit$$0000000F + libinit2.o(.ARM.Collect$$libinit$$00000014) refers to libinit2.o(.ARM.Collect$$libinit$$0000000F) for .ARM.Collect$$libinit$$0000000F + libinit2.o(.ARM.Collect$$libinit$$00000016) refers to libinit2.o(.ARM.Collect$$libinit$$0000000F) for .ARM.Collect$$libinit$$0000000F + libinit2.o(.ARM.Collect$$libinit$$00000018) refers to libinit2.o(.ARM.Collect$$libinit$$0000000F) for .ARM.Collect$$libinit$$0000000F + libinit2.o(.ARM.Collect$$libinit$$00000026) refers to argv_veneer.o(.emb_text) for __ARM_argv_veneer + libinit2.o(.ARM.Collect$$libinit$$00000027) refers to argv_veneer.o(.emb_text) for __ARM_argv_veneer + rtexit2.o(.ARM.Collect$$rtexit$$00000003) refers to libshutdown.o(.ARM.Collect$$libshutdown$$00000000) for __rt_lib_shutdown + rtexit2.o(.ARM.Collect$$rtexit$$00000004) refers to sys_exit.o(.text) for _sys_exit + rtexit2.o(.ARM.exidx) refers to rtexit2.o(.ARM.Collect$$rtexit$$00000001) for .ARM.Collect$$rtexit$$00000001 + rtexit2.o(.ARM.exidx) refers to rtexit2.o(.ARM.Collect$$rtexit$$00000003) for .ARM.Collect$$rtexit$$00000003 + rtexit2.o(.ARM.exidx) refers to rtexit2.o(.ARM.Collect$$rtexit$$00000004) for .ARM.Collect$$rtexit$$00000004 + argv_veneer.o(.emb_text) refers to no_argv.o(.text) for __ARM_get_argv + sys_exit.o(.text) refers (Special) to use_no_semi.o(.text) for __I$use$semihosting + sys_exit.o(.text) refers (Special) to indicate_semi.o(.text) for __semihosting_library_function + _get_argv_nomalloc.o(.text) refers (Special) to hrguard.o(.text) for __heap_region$guard + _get_argv_nomalloc.o(.text) refers to defsig_rtmem_outer.o(.text) for __rt_SIGRTMEM + _get_argv_nomalloc.o(.text) refers to sys_command.o(.text) for _sys_command_string + libshutdown.o(.ARM.Collect$$libshutdown$$00000000) refers (Special) to libshutdown2.o(.ARM.Collect$$libshutdown$$00000002) for __rt_lib_shutdown_cpp_1 + libshutdown.o(.ARM.Collect$$libshutdown$$00000000) refers (Special) to libshutdown2.o(.ARM.Collect$$libshutdown$$00000007) for __rt_lib_shutdown_fp_trap_1 + libshutdown.o(.ARM.Collect$$libshutdown$$00000000) refers (Special) to libshutdown2.o(.ARM.Collect$$libshutdown$$0000000F) for __rt_lib_shutdown_heap_1 + libshutdown.o(.ARM.Collect$$libshutdown$$00000000) refers (Special) to libshutdown2.o(.ARM.Collect$$libshutdown$$00000010) for __rt_lib_shutdown_return + libshutdown.o(.ARM.Collect$$libshutdown$$00000000) refers (Special) to libshutdown2.o(.ARM.Collect$$libshutdown$$0000000A) for __rt_lib_shutdown_signal_1 + libshutdown.o(.ARM.Collect$$libshutdown$$00000000) refers (Special) to libshutdown2.o(.ARM.Collect$$libshutdown$$00000004) for __rt_lib_shutdown_stdio_1 + libshutdown.o(.ARM.Collect$$libshutdown$$00000000) refers (Special) to libshutdown2.o(.ARM.Collect$$libshutdown$$0000000C) for __rt_lib_shutdown_user_alloc_1 + sys_command.o(.text) refers (Special) to use_no_semi.o(.text) for __I$use$semihosting + sys_command.o(.text) refers (Special) to indicate_semi.o(.text) for __semihosting_library_function + defsig_rtmem_outer.o(.text) refers to defsig_rtmem_inner.o(.text) for __rt_SIGRTMEM_inner + defsig_rtmem_outer.o(.text) refers to defsig_exit.o(.text) for __sig_exit + defsig_rtmem_formal.o(.text) refers to rt_raise.o(.text) for __rt_raise + rt_raise.o(.text) refers to __raise.o(.text) for __raise + rt_raise.o(.text) refers to sys_exit.o(.text) for _sys_exit + defsig_exit.o(.text) refers to sys_exit.o(.text) for _sys_exit + defsig_rtmem_inner.o(.text) refers to defsig_general.o(.text) for __default_signal_display + __raise.o(.text) refers to defsig.o(CL$$defsig) for __default_signal_handler + defsig_general.o(.text) refers to sys_wrch.o(.text) for _ttywrch + sys_wrch.o(.text) refers (Special) to use_no_semi.o(.text) for __I$use$semihosting + sys_wrch.o(.text) refers (Special) to indicate_semi.o(.text) for __semihosting_library_function + defsig.o(CL$$defsig) refers to defsig_rtmem_inner.o(.text) for __rt_SIGRTMEM_inner + defsig_abrt_inner.o(.text) refers to defsig_general.o(.text) for __default_signal_display + defsig_fpe_inner.o(.text) refers to defsig_general.o(.text) for __default_signal_display + defsig_rtred_inner.o(.text) refers to defsig_general.o(.text) for __default_signal_display + defsig_stak_inner.o(.text) refers to defsig_general.o(.text) for __default_signal_display + defsig_pvfn_inner.o(.text) refers to defsig_general.o(.text) for __default_signal_display + defsig_cppl_inner.o(.text) refers to defsig_general.o(.text) for __default_signal_display + defsig_segv_inner.o(.text) refers to defsig_general.o(.text) for __default_signal_display + defsig_other.o(.text) refers to defsig_general.o(.text) for __default_signal_display + + +============================================================================== + +Removing Unused input sections from the image. + + Removing main.o(.rev16_text), (4 bytes). + Removing main.o(.revsh_text), (4 bytes). + Removing main.o(.rrx_text), (6 bytes). + Removing misc.o(.rev16_text), (4 bytes). + Removing misc.o(.revsh_text), (4 bytes). + Removing misc.o(.rrx_text), (6 bytes). + Removing misc.o(i.NVIC_Init), (112 bytes). + Removing misc.o(i.NVIC_PriorityGroupConfig), (20 bytes). + Removing misc.o(i.NVIC_SetVectorTable), (20 bytes). + Removing misc.o(i.NVIC_SystemLPConfig), (32 bytes). + Removing misc.o(i.SysTick_CLKSourceConfig), (40 bytes). + Removing stm32f10x_gpio.o(.rev16_text), (4 bytes). + Removing stm32f10x_gpio.o(.revsh_text), (4 bytes). + Removing stm32f10x_gpio.o(.rrx_text), (6 bytes). + Removing stm32f10x_gpio.o(i.GPIO_AFIODeInit), (20 bytes). + Removing stm32f10x_gpio.o(i.GPIO_DeInit), (200 bytes). + Removing stm32f10x_gpio.o(i.GPIO_ETH_MediaInterfaceConfig), (12 bytes). + Removing stm32f10x_gpio.o(i.GPIO_EXTILineConfig), (64 bytes). + Removing stm32f10x_gpio.o(i.GPIO_EventOutputCmd), (12 bytes). + Removing stm32f10x_gpio.o(i.GPIO_EventOutputConfig), (32 bytes). + Removing stm32f10x_gpio.o(i.GPIO_PinLockConfig), (18 bytes). + Removing stm32f10x_gpio.o(i.GPIO_PinRemapConfig), (144 bytes). + Removing stm32f10x_gpio.o(i.GPIO_ReadInputData), (8 bytes). + Removing stm32f10x_gpio.o(i.GPIO_ReadInputDataBit), (18 bytes). + Removing stm32f10x_gpio.o(i.GPIO_ReadOutputData), (8 bytes). + Removing stm32f10x_gpio.o(i.GPIO_ReadOutputDataBit), (18 bytes). + Removing stm32f10x_gpio.o(i.GPIO_ResetBits), (4 bytes). + Removing stm32f10x_gpio.o(i.GPIO_SetBits), (4 bytes). + Removing stm32f10x_gpio.o(i.GPIO_StructInit), (16 bytes). + Removing stm32f10x_gpio.o(i.GPIO_Write), (4 bytes). + Removing stm32f10x_gpio.o(i.GPIO_WriteBit), (10 bytes). + Removing stm32f10x_rcc.o(.rev16_text), (4 bytes). + Removing stm32f10x_rcc.o(.revsh_text), (4 bytes). + Removing stm32f10x_rcc.o(.rrx_text), (6 bytes). + Removing stm32f10x_rcc.o(i.RCC_ADCCLKConfig), (24 bytes). + Removing stm32f10x_rcc.o(i.RCC_AHBPeriphClockCmd), (32 bytes). + Removing stm32f10x_rcc.o(i.RCC_APB1PeriphClockCmd), (32 bytes). + Removing stm32f10x_rcc.o(i.RCC_APB1PeriphResetCmd), (32 bytes). + Removing stm32f10x_rcc.o(i.RCC_APB2PeriphResetCmd), (32 bytes). + Removing stm32f10x_rcc.o(i.RCC_AdjustHSICalibrationValue), (24 bytes). + Removing stm32f10x_rcc.o(i.RCC_BackupResetCmd), (12 bytes). + Removing stm32f10x_rcc.o(i.RCC_ClearFlag), (20 bytes). + Removing stm32f10x_rcc.o(i.RCC_ClearITPendingBit), (12 bytes). + Removing stm32f10x_rcc.o(i.RCC_ClockSecuritySystemCmd), (12 bytes). + Removing stm32f10x_rcc.o(i.RCC_DeInit), (76 bytes). + Removing stm32f10x_rcc.o(i.RCC_GetClocksFreq), (212 bytes). + Removing stm32f10x_rcc.o(i.RCC_GetFlagStatus), (60 bytes). + Removing stm32f10x_rcc.o(i.RCC_GetITStatus), (24 bytes). + Removing stm32f10x_rcc.o(i.RCC_GetSYSCLKSource), (16 bytes). + Removing stm32f10x_rcc.o(i.RCC_HCLKConfig), (24 bytes). + Removing stm32f10x_rcc.o(i.RCC_HSEConfig), (76 bytes). + Removing stm32f10x_rcc.o(i.RCC_HSICmd), (12 bytes). + Removing stm32f10x_rcc.o(i.RCC_ITConfig), (32 bytes). + Removing stm32f10x_rcc.o(i.RCC_LSEConfig), (52 bytes). + Removing stm32f10x_rcc.o(i.RCC_LSICmd), (12 bytes). + Removing stm32f10x_rcc.o(i.RCC_MCOConfig), (12 bytes). + Removing stm32f10x_rcc.o(i.RCC_PCLK1Config), (24 bytes). + Removing stm32f10x_rcc.o(i.RCC_PCLK2Config), (24 bytes). + Removing stm32f10x_rcc.o(i.RCC_PLLCmd), (12 bytes). + Removing stm32f10x_rcc.o(i.RCC_PLLConfig), (28 bytes). + Removing stm32f10x_rcc.o(i.RCC_RTCCLKCmd), (12 bytes). + Removing stm32f10x_rcc.o(i.RCC_RTCCLKConfig), (16 bytes). + Removing stm32f10x_rcc.o(i.RCC_SYSCLKConfig), (24 bytes). + Removing stm32f10x_rcc.o(i.RCC_USBCLKConfig), (12 bytes). + Removing stm32f10x_rcc.o(i.RCC_WaitForHSEStartUp), (56 bytes). + Removing stm32f10x_rcc.o(.data), (20 bytes). + Removing stm32f10x_tim.o(.rev16_text), (4 bytes). + Removing stm32f10x_tim.o(.revsh_text), (4 bytes). + Removing stm32f10x_tim.o(.rrx_text), (6 bytes). + Removing stm32f10x_tim.o(i.TI1_Config), (128 bytes). + Removing stm32f10x_tim.o(i.TI2_Config), (152 bytes). + Removing stm32f10x_tim.o(i.TI3_Config), (144 bytes). + Removing stm32f10x_tim.o(i.TI4_Config), (152 bytes). + Removing stm32f10x_tim.o(i.TIM_ARRPreloadConfig), (24 bytes). + Removing stm32f10x_tim.o(i.TIM_BDTRConfig), (32 bytes). + Removing stm32f10x_tim.o(i.TIM_BDTRStructInit), (18 bytes). + Removing stm32f10x_tim.o(i.TIM_CCPreloadControl), (24 bytes). + Removing stm32f10x_tim.o(i.TIM_CCxCmd), (30 bytes). + Removing stm32f10x_tim.o(i.TIM_CCxNCmd), (30 bytes). + Removing stm32f10x_tim.o(i.TIM_ClearFlag), (6 bytes). + Removing stm32f10x_tim.o(i.TIM_ClearITPendingBit), (6 bytes). + Removing stm32f10x_tim.o(i.TIM_ClearOC1Ref), (18 bytes). + Removing stm32f10x_tim.o(i.TIM_ClearOC2Ref), (24 bytes). + Removing stm32f10x_tim.o(i.TIM_ClearOC3Ref), (18 bytes). + Removing stm32f10x_tim.o(i.TIM_ClearOC4Ref), (24 bytes). + Removing stm32f10x_tim.o(i.TIM_CounterModeConfig), (18 bytes). + Removing stm32f10x_tim.o(i.TIM_DMACmd), (18 bytes). + Removing stm32f10x_tim.o(i.TIM_DMAConfig), (10 bytes). + Removing stm32f10x_tim.o(i.TIM_DeInit), (488 bytes). + Removing stm32f10x_tim.o(i.TIM_ETRClockMode1Config), (54 bytes). + Removing stm32f10x_tim.o(i.TIM_ETRClockMode2Config), (32 bytes). + Removing stm32f10x_tim.o(i.TIM_ETRConfig), (28 bytes). + Removing stm32f10x_tim.o(i.TIM_EncoderInterfaceConfig), (66 bytes). + Removing stm32f10x_tim.o(i.TIM_ForcedOC1Config), (18 bytes). + Removing stm32f10x_tim.o(i.TIM_ForcedOC2Config), (26 bytes). + Removing stm32f10x_tim.o(i.TIM_ForcedOC3Config), (18 bytes). + Removing stm32f10x_tim.o(i.TIM_ForcedOC4Config), (26 bytes). + Removing stm32f10x_tim.o(i.TIM_GenerateEvent), (4 bytes). + Removing stm32f10x_tim.o(i.TIM_GetCapture1), (6 bytes). + Removing stm32f10x_tim.o(i.TIM_GetCapture2), (6 bytes). + Removing stm32f10x_tim.o(i.TIM_GetCapture3), (6 bytes). + Removing stm32f10x_tim.o(i.TIM_GetCapture4), (8 bytes). + Removing stm32f10x_tim.o(i.TIM_GetCounter), (6 bytes). + Removing stm32f10x_tim.o(i.TIM_GetFlagStatus), (18 bytes). + Removing stm32f10x_tim.o(i.TIM_GetITStatus), (34 bytes). + Removing stm32f10x_tim.o(i.TIM_GetPrescaler), (6 bytes). + Removing stm32f10x_tim.o(i.TIM_ICInit), (172 bytes). + Removing stm32f10x_tim.o(i.TIM_ICStructInit), (18 bytes). + Removing stm32f10x_tim.o(i.TIM_ITConfig), (18 bytes). + Removing stm32f10x_tim.o(i.TIM_ITRxExternalClockConfig), (24 bytes). + Removing stm32f10x_tim.o(i.TIM_InternalClockConfig), (12 bytes). + Removing stm32f10x_tim.o(i.TIM_OC1FastConfig), (18 bytes). + Removing stm32f10x_tim.o(i.TIM_OC1NPolarityConfig), (18 bytes). + Removing stm32f10x_tim.o(i.TIM_OC1PolarityConfig), (18 bytes). + Removing stm32f10x_tim.o(i.TIM_OC1PreloadConfig), (18 bytes). + Removing stm32f10x_tim.o(i.TIM_OC2FastConfig), (26 bytes). + Removing stm32f10x_tim.o(i.TIM_OC2NPolarityConfig), (26 bytes). + Removing stm32f10x_tim.o(i.TIM_OC2PolarityConfig), (26 bytes). + Removing stm32f10x_tim.o(i.TIM_OC2PreloadConfig), (26 bytes). + Removing stm32f10x_tim.o(i.TIM_OC3FastConfig), (18 bytes). + Removing stm32f10x_tim.o(i.TIM_OC3NPolarityConfig), (26 bytes). + Removing stm32f10x_tim.o(i.TIM_OC3PolarityConfig), (26 bytes). + Removing stm32f10x_tim.o(i.TIM_OC3PreloadConfig), (18 bytes). + Removing stm32f10x_tim.o(i.TIM_OC4FastConfig), (26 bytes). + Removing stm32f10x_tim.o(i.TIM_OC4PolarityConfig), (26 bytes). + Removing stm32f10x_tim.o(i.TIM_OC4PreloadConfig), (26 bytes). + Removing stm32f10x_tim.o(i.TIM_OCStructInit), (20 bytes). + Removing stm32f10x_tim.o(i.TIM_PWMIConfig), (124 bytes). + Removing stm32f10x_tim.o(i.TIM_PrescalerConfig), (6 bytes). + Removing stm32f10x_tim.o(i.TIM_SelectCCDMA), (24 bytes). + Removing stm32f10x_tim.o(i.TIM_SelectCOM), (24 bytes). + Removing stm32f10x_tim.o(i.TIM_SelectHallSensor), (24 bytes). + Removing stm32f10x_tim.o(i.TIM_SelectInputTrigger), (18 bytes). + Removing stm32f10x_tim.o(i.TIM_SelectMasterSlaveMode), (18 bytes). + Removing stm32f10x_tim.o(i.TIM_SelectOCxM), (82 bytes). + Removing stm32f10x_tim.o(i.TIM_SelectOnePulseMode), (18 bytes). + Removing stm32f10x_tim.o(i.TIM_SelectOutputTrigger), (18 bytes). + Removing stm32f10x_tim.o(i.TIM_SelectSlaveMode), (18 bytes). + Removing stm32f10x_tim.o(i.TIM_SetAutoreload), (4 bytes). + Removing stm32f10x_tim.o(i.TIM_SetClockDivision), (18 bytes). + Removing stm32f10x_tim.o(i.TIM_SetCompare1), (4 bytes). + Removing stm32f10x_tim.o(i.TIM_SetCompare2), (4 bytes). + Removing stm32f10x_tim.o(i.TIM_SetCompare3), (4 bytes). + Removing stm32f10x_tim.o(i.TIM_SetCompare4), (6 bytes). + Removing stm32f10x_tim.o(i.TIM_SetCounter), (4 bytes). + Removing stm32f10x_tim.o(i.TIM_SetIC1Prescaler), (18 bytes). + Removing stm32f10x_tim.o(i.TIM_SetIC2Prescaler), (26 bytes). + Removing stm32f10x_tim.o(i.TIM_SetIC3Prescaler), (18 bytes). + Removing stm32f10x_tim.o(i.TIM_SetIC4Prescaler), (26 bytes). + Removing stm32f10x_tim.o(i.TIM_TIxExternalClockConfig), (62 bytes). + Removing stm32f10x_tim.o(i.TIM_TimeBaseStructInit), (18 bytes). + Removing stm32f10x_tim.o(i.TIM_UpdateDisableConfig), (24 bytes). + Removing stm32f10x_tim.o(i.TIM_UpdateRequestConfig), (24 bytes). + Removing gpio_stm32f10x.o(.rev16_text), (4 bytes). + Removing gpio_stm32f10x.o(.revsh_text), (4 bytes). + Removing gpio_stm32f10x.o(.rrx_text), (6 bytes). + Removing gpio_stm32f10x.o(i.GPIO_AFConfigure), (156 bytes). + Removing gpio_stm32f10x.o(i.GPIO_GetPortClockState), (152 bytes). + Removing gpio_stm32f10x.o(i.GPIO_PinConfigure), (120 bytes). + Removing gpio_stm32f10x.o(i.GPIO_PortClock), (316 bytes). + Removing system_stm32f10x.o(.rev16_text), (4 bytes). + Removing system_stm32f10x.o(.revsh_text), (4 bytes). + Removing system_stm32f10x.o(.rrx_text), (6 bytes). + Removing system_stm32f10x.o(i.SystemCoreClockUpdate), (164 bytes). + Removing system_stm32f10x.o(.data), (20 bytes). + +165 unused section(s) (total 5876 bytes) removed from the image. + +============================================================================== + +Image Symbol Table + + Local Symbols + + Symbol Name Value Ov Type Size Object(Section) + + ../clib/angel/boardlib.s 0x00000000 Number 0 boardinit2.o ABSOLUTE + ../clib/angel/boardlib.s 0x00000000 Number 0 boardinit3.o ABSOLUTE + ../clib/angel/boardlib.s 0x00000000 Number 0 boardinit1.o ABSOLUTE + ../clib/angel/boardlib.s 0x00000000 Number 0 boardshut.o ABSOLUTE + ../clib/angel/handlers.s 0x00000000 Number 0 __scatter_zi.o ABSOLUTE + ../clib/angel/handlers.s 0x00000000 Number 0 __scatter_copy.o ABSOLUTE + ../clib/angel/kernel.s 0x00000000 Number 0 __rtentry.o ABSOLUTE + ../clib/angel/kernel.s 0x00000000 Number 0 __rtentry2.o ABSOLUTE + ../clib/angel/kernel.s 0x00000000 Number 0 rtexit.o ABSOLUTE + ../clib/angel/kernel.s 0x00000000 Number 0 rtexit2.o ABSOLUTE + ../clib/angel/kernel.s 0x00000000 Number 0 __rtentry4.o ABSOLUTE + ../clib/angel/rt.s 0x00000000 Number 0 rt_raise.o ABSOLUTE + ../clib/angel/scatter.s 0x00000000 Number 0 __scatter.o ABSOLUTE + ../clib/angel/startup.s 0x00000000 Number 0 __main.o ABSOLUTE + ../clib/angel/sys.s 0x00000000 Number 0 libspace.o ABSOLUTE + ../clib/angel/sys.s 0x00000000 Number 0 use_no_semi.o ABSOLUTE + ../clib/angel/sys.s 0x00000000 Number 0 indicate_semi.o ABSOLUTE + ../clib/angel/sys.s 0x00000000 Number 0 sys_stackheap_outer.o ABSOLUTE + ../clib/angel/sysapp.c 0x00000000 Number 0 sys_command.o ABSOLUTE + ../clib/angel/sysapp.c 0x00000000 Number 0 sys_wrch.o ABSOLUTE + ../clib/angel/sysapp.c 0x00000000 Number 0 sys_exit.o ABSOLUTE + ../clib/armsys.c 0x00000000 Number 0 argv_veneer.o ABSOLUTE + ../clib/armsys.c 0x00000000 Number 0 argv_veneer.o ABSOLUTE + ../clib/armsys.c 0x00000000 Number 0 _get_argv_nomalloc.o ABSOLUTE + ../clib/armsys.c 0x00000000 Number 0 no_argv.o ABSOLUTE + ../clib/heapalloc.c 0x00000000 Number 0 hrguard.o ABSOLUTE + ../clib/heapaux.c 0x00000000 Number 0 heapauxi.o ABSOLUTE + ../clib/libinit.s 0x00000000 Number 0 libinit.o ABSOLUTE + ../clib/libinit.s 0x00000000 Number 0 libshutdown.o ABSOLUTE + ../clib/libinit.s 0x00000000 Number 0 libshutdown2.o ABSOLUTE + ../clib/libinit.s 0x00000000 Number 0 libinit2.o ABSOLUTE + ../clib/signal.c 0x00000000 Number 0 defsig_rtred_inner.o ABSOLUTE + ../clib/signal.c 0x00000000 Number 0 defsig_fpe_inner.o ABSOLUTE + ../clib/signal.c 0x00000000 Number 0 defsig_abrt_inner.o ABSOLUTE + ../clib/signal.c 0x00000000 Number 0 defsig_general.o ABSOLUTE + ../clib/signal.c 0x00000000 Number 0 __raise.o ABSOLUTE + ../clib/signal.c 0x00000000 Number 0 defsig_exit.o ABSOLUTE + ../clib/signal.c 0x00000000 Number 0 defsig_rtmem_formal.o ABSOLUTE + ../clib/signal.c 0x00000000 Number 0 defsig_rtmem_outer.o ABSOLUTE + ../clib/signal.c 0x00000000 Number 0 defsig_rtmem_inner.o ABSOLUTE + ../clib/signal.c 0x00000000 Number 0 defsig_other.o ABSOLUTE + ../clib/signal.c 0x00000000 Number 0 defsig_segv_inner.o ABSOLUTE + ../clib/signal.c 0x00000000 Number 0 defsig_cppl_inner.o ABSOLUTE + ../clib/signal.c 0x00000000 Number 0 defsig_pvfn_inner.o ABSOLUTE + ../clib/signal.c 0x00000000 Number 0 defsig_stak_inner.o ABSOLUTE + ../clib/signal.s 0x00000000 Number 0 defsig.o ABSOLUTE + ../clib/stdlib.c 0x00000000 Number 0 exit.o ABSOLUTE + ../fplib/fpinit.s 0x00000000 Number 0 fpinit.o ABSOLUTE + D:\\keil_arm_pack\\Keil\\STM32F1xx_DFP\\2.2.0\\Device\\StdPeriph_Driver\\src\\misc.c 0x00000000 Number 0 misc.o ABSOLUTE + D:\\keil_arm_pack\\Keil\\STM32F1xx_DFP\\2.2.0\\Device\\StdPeriph_Driver\\src\\stm32f10x_gpio.c 0x00000000 Number 0 stm32f10x_gpio.o ABSOLUTE + D:\\keil_arm_pack\\Keil\\STM32F1xx_DFP\\2.2.0\\Device\\StdPeriph_Driver\\src\\stm32f10x_rcc.c 0x00000000 Number 0 stm32f10x_rcc.o ABSOLUTE + D:\\keil_arm_pack\\Keil\\STM32F1xx_DFP\\2.2.0\\Device\\StdPeriph_Driver\\src\\stm32f10x_tim.c 0x00000000 Number 0 stm32f10x_tim.o ABSOLUTE + D:\\keil_arm_pack\\Keil\\STM32F1xx_DFP\\2.2.0\\RTE_Driver\\GPIO_STM32F10x.c 0x00000000 Number 0 gpio_stm32f10x.o ABSOLUTE + D:\keil_arm_pack\Keil\STM32F1xx_DFP\2.2.0\Device\StdPeriph_Driver\src\misc.c 0x00000000 Number 0 misc.o ABSOLUTE + D:\keil_arm_pack\Keil\STM32F1xx_DFP\2.2.0\Device\StdPeriph_Driver\src\stm32f10x_gpio.c 0x00000000 Number 0 stm32f10x_gpio.o ABSOLUTE + D:\keil_arm_pack\Keil\STM32F1xx_DFP\2.2.0\Device\StdPeriph_Driver\src\stm32f10x_rcc.c 0x00000000 Number 0 stm32f10x_rcc.o ABSOLUTE + D:\keil_arm_pack\Keil\STM32F1xx_DFP\2.2.0\Device\StdPeriph_Driver\src\stm32f10x_tim.c 0x00000000 Number 0 stm32f10x_tim.o ABSOLUTE + D:\keil_arm_pack\Keil\STM32F1xx_DFP\2.2.0\RTE_Driver\GPIO_STM32F10x.c 0x00000000 Number 0 gpio_stm32f10x.o ABSOLUTE + RTE\Device\STM32F103RB\startup_stm32f10x_md.s 0x00000000 Number 0 startup_stm32f10x_md.o ABSOLUTE + RTE\Device\STM32F103RB\system_stm32f10x.c 0x00000000 Number 0 system_stm32f10x.o ABSOLUTE + RTE\\Device\\STM32F103RB\\system_stm32f10x.c 0x00000000 Number 0 system_stm32f10x.o ABSOLUTE + dc.s 0x00000000 Number 0 dc.o ABSOLUTE + main.c 0x00000000 Number 0 main.o ABSOLUTE + main.c 0x00000000 Number 0 main.o ABSOLUTE + RESET 0x08000000 Section 236 startup_stm32f10x_md.o(RESET) + !!!main 0x080000ec Section 8 __main.o(!!!main) + !!!scatter 0x080000f4 Section 52 __scatter.o(!!!scatter) + !!handler_copy 0x08000128 Section 26 __scatter_copy.o(!!handler_copy) + !!handler_zi 0x08000144 Section 28 __scatter_zi.o(!!handler_zi) + .ARM.Collect$$libinit$$00000000 0x08000160 Section 2 libinit.o(.ARM.Collect$$libinit$$00000000) + .ARM.Collect$$libinit$$00000002 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000002) + .ARM.Collect$$libinit$$00000004 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000004) + .ARM.Collect$$libinit$$0000000A 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$0000000A) + .ARM.Collect$$libinit$$0000000C 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$0000000C) + .ARM.Collect$$libinit$$0000000E 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$0000000E) + .ARM.Collect$$libinit$$00000011 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000011) + .ARM.Collect$$libinit$$00000013 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000013) + .ARM.Collect$$libinit$$00000015 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000015) + .ARM.Collect$$libinit$$00000017 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000017) + .ARM.Collect$$libinit$$00000019 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000019) + .ARM.Collect$$libinit$$0000001B 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$0000001B) + .ARM.Collect$$libinit$$0000001D 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$0000001D) + .ARM.Collect$$libinit$$0000001F 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$0000001F) + .ARM.Collect$$libinit$$00000021 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000021) + .ARM.Collect$$libinit$$00000023 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000023) + .ARM.Collect$$libinit$$00000025 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000025) + .ARM.Collect$$libinit$$0000002C 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$0000002C) + .ARM.Collect$$libinit$$0000002E 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$0000002E) + .ARM.Collect$$libinit$$00000030 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000030) + .ARM.Collect$$libinit$$00000032 0x08000162 Section 0 libinit2.o(.ARM.Collect$$libinit$$00000032) + .ARM.Collect$$libinit$$00000033 0x08000162 Section 2 libinit2.o(.ARM.Collect$$libinit$$00000033) + .ARM.Collect$$libshutdown$$00000000 0x08000164 Section 2 libshutdown.o(.ARM.Collect$$libshutdown$$00000000) + .ARM.Collect$$libshutdown$$00000002 0x08000166 Section 0 libshutdown2.o(.ARM.Collect$$libshutdown$$00000002) + .ARM.Collect$$libshutdown$$00000004 0x08000166 Section 0 libshutdown2.o(.ARM.Collect$$libshutdown$$00000004) + .ARM.Collect$$libshutdown$$00000007 0x08000166 Section 0 libshutdown2.o(.ARM.Collect$$libshutdown$$00000007) + .ARM.Collect$$libshutdown$$0000000A 0x08000166 Section 0 libshutdown2.o(.ARM.Collect$$libshutdown$$0000000A) + .ARM.Collect$$libshutdown$$0000000C 0x08000166 Section 0 libshutdown2.o(.ARM.Collect$$libshutdown$$0000000C) + .ARM.Collect$$libshutdown$$0000000F 0x08000166 Section 0 libshutdown2.o(.ARM.Collect$$libshutdown$$0000000F) + .ARM.Collect$$libshutdown$$00000010 0x08000166 Section 2 libshutdown2.o(.ARM.Collect$$libshutdown$$00000010) + .ARM.Collect$$rtentry$$00000000 0x08000168 Section 0 __rtentry.o(.ARM.Collect$$rtentry$$00000000) + .ARM.Collect$$rtentry$$00000002 0x08000168 Section 0 __rtentry2.o(.ARM.Collect$$rtentry$$00000002) + .ARM.Collect$$rtentry$$00000004 0x08000168 Section 6 __rtentry4.o(.ARM.Collect$$rtentry$$00000004) + .ARM.Collect$$rtentry$$00000009 0x0800016e Section 0 __rtentry2.o(.ARM.Collect$$rtentry$$00000009) + .ARM.Collect$$rtentry$$0000000A 0x0800016e Section 4 __rtentry2.o(.ARM.Collect$$rtentry$$0000000A) + .ARM.Collect$$rtentry$$0000000C 0x08000172 Section 0 __rtentry2.o(.ARM.Collect$$rtentry$$0000000C) + .ARM.Collect$$rtentry$$0000000D 0x08000172 Section 8 __rtentry2.o(.ARM.Collect$$rtentry$$0000000D) + .ARM.Collect$$rtexit$$00000000 0x0800017a Section 2 rtexit.o(.ARM.Collect$$rtexit$$00000000) + .ARM.Collect$$rtexit$$00000002 0x0800017c Section 0 rtexit2.o(.ARM.Collect$$rtexit$$00000002) + .ARM.Collect$$rtexit$$00000003 0x0800017c Section 4 rtexit2.o(.ARM.Collect$$rtexit$$00000003) + .ARM.Collect$$rtexit$$00000004 0x08000180 Section 6 rtexit2.o(.ARM.Collect$$rtexit$$00000004) + .text 0x08000188 Section 64 startup_stm32f10x_md.o(.text) + .text 0x080001c8 Section 0 heapauxi.o(.text) + .text 0x080001ce Section 74 sys_stackheap_outer.o(.text) + .text 0x08000218 Section 0 exit.o(.text) + .text 0x0800022c Section 8 libspace.o(.text) + .text 0x08000234 Section 0 sys_exit.o(.text) + .text 0x08000240 Section 2 use_no_semi.o(.text) + .text 0x08000242 Section 0 indicate_semi.o(.text) + i.GPIO_Configuration 0x08000244 Section 0 main.o(i.GPIO_Configuration) + i.GPIO_Init 0x0800027c Section 0 stm32f10x_gpio.o(i.GPIO_Init) + i.RCC_APB2PeriphClockCmd 0x08000394 Section 0 stm32f10x_rcc.o(i.RCC_APB2PeriphClockCmd) + i.RCC_Configuration 0x080003b4 Section 0 main.o(i.RCC_Configuration) + i.SetSysClock 0x080003c6 Section 0 system_stm32f10x.o(i.SetSysClock) + SetSysClock 0x080003c7 Thumb Code 8 system_stm32f10x.o(i.SetSysClock) + i.SetSysClockTo72 0x080003d0 Section 0 system_stm32f10x.o(i.SetSysClockTo72) + SetSysClockTo72 0x080003d1 Thumb Code 214 system_stm32f10x.o(i.SetSysClockTo72) + i.SystemInit 0x080004b0 Section 0 system_stm32f10x.o(i.SystemInit) + i.TIM_Cmd 0x08000510 Section 0 stm32f10x_tim.o(i.TIM_Cmd) + i.TIM_CtrlPWMOutputs 0x08000528 Section 0 stm32f10x_tim.o(i.TIM_CtrlPWMOutputs) + i.TIM_OC1Init 0x08000548 Section 0 stm32f10x_tim.o(i.TIM_OC1Init) + i.TIM_OC2Init 0x080005e0 Section 0 stm32f10x_tim.o(i.TIM_OC2Init) + i.TIM_OC3Init 0x08000684 Section 0 stm32f10x_tim.o(i.TIM_OC3Init) + i.TIM_OC4Init 0x08000724 Section 0 stm32f10x_tim.o(i.TIM_OC4Init) + i.TIM_TimeBaseInit 0x080007a0 Section 0 stm32f10x_tim.o(i.TIM_TimeBaseInit) + i.main 0x08000844 Section 0 main.o(i.main) + i.sleep1sec 0x08000a20 Section 0 main.o(i.sleep1sec) + .data 0x20000000 Section 12 main.o(.data) + .bss 0x2000000c Section 26 main.o(.bss) + .bss 0x20000028 Section 96 libspace.o(.bss) + HEAP 0x20000088 Section 512 startup_stm32f10x_md.o(HEAP) + Heap_Mem 0x20000088 Data 512 startup_stm32f10x_md.o(HEAP) + STACK 0x20000288 Section 1024 startup_stm32f10x_md.o(STACK) + Stack_Mem 0x20000288 Data 1024 startup_stm32f10x_md.o(STACK) + __initial_sp 0x20000688 Data 0 startup_stm32f10x_md.o(STACK) + + Global Symbols + + Symbol Name Value Ov Type Size Object(Section) + + BuildAttributes$$THM_ISAv4$P$D$K$B$S$PE$A:L22UL41UL21$X:L11$S22US41US21$IEEE1$IW$USESV6$~STKCKD$USESV7$~SHL$OSPACE$ROPI$EBA8$UX$STANDARDLIB$REQ8$PRES8$EABIv2 0x00000000 Number 0 anon$$obj.o ABSOLUTE + __ARM_use_no_argv 0x00000000 Number 0 main.o ABSOLUTE + __ARM_exceptions_init - Undefined Weak Reference + __alloca_initialize - Undefined Weak Reference + __arm_preinit_ - Undefined Weak Reference + __cpp_initialize__aeabi_ - Undefined Weak Reference + __cxa_finalize - Undefined Weak Reference + __rt_locale - Undefined Weak Reference + __sigvec_lookup - Undefined Weak Reference + _atexit_init - Undefined Weak Reference + _call_atexit_fns - Undefined Weak Reference + _clock_init - Undefined Weak Reference + _fp_trap_init - Undefined Weak Reference + _fp_trap_shutdown - Undefined Weak Reference + _get_lc_collate - Undefined Weak Reference + _get_lc_ctype - Undefined Weak Reference + _get_lc_monetary - Undefined Weak Reference + _get_lc_numeric - Undefined Weak Reference + _get_lc_time - Undefined Weak Reference + _getenv_init - Undefined Weak Reference + _handle_redirection - Undefined Weak Reference + _init_alloc - Undefined Weak Reference + _init_user_alloc - Undefined Weak Reference + _initio - Undefined Weak Reference + _rand_init - Undefined Weak Reference + _signal_finish - Undefined Weak Reference + _signal_init - Undefined Weak Reference + _terminate_alloc - Undefined Weak Reference + _terminate_user_alloc - Undefined Weak Reference + _terminateio - Undefined Weak Reference + __Vectors_Size 0x000000ec Number 0 startup_stm32f10x_md.o ABSOLUTE + __Vectors 0x08000000 Data 4 startup_stm32f10x_md.o(RESET) + __Vectors_End 0x080000ec Data 0 startup_stm32f10x_md.o(RESET) + __main 0x080000ed Thumb Code 8 __main.o(!!!main) + __scatterload 0x080000f5 Thumb Code 0 __scatter.o(!!!scatter) + __scatterload_rt2 0x080000f5 Thumb Code 44 __scatter.o(!!!scatter) + __scatterload_rt2_thumb_only 0x080000f5 Thumb Code 0 __scatter.o(!!!scatter) + __scatterload_null 0x08000103 Thumb Code 0 __scatter.o(!!!scatter) + __scatterload_copy 0x08000129 Thumb Code 26 __scatter_copy.o(!!handler_copy) + __scatterload_zeroinit 0x08000145 Thumb Code 28 __scatter_zi.o(!!handler_zi) + __rt_lib_init 0x08000161 Thumb Code 0 libinit.o(.ARM.Collect$$libinit$$00000000) + __rt_lib_init_alloca_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$0000002E) + __rt_lib_init_argv_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$0000002C) + __rt_lib_init_atexit_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$0000001B) + __rt_lib_init_clock_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000021) + __rt_lib_init_cpp_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000032) + __rt_lib_init_exceptions_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000030) + __rt_lib_init_fp_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000002) + __rt_lib_init_fp_trap_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$0000001F) + __rt_lib_init_getenv_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000023) + __rt_lib_init_heap_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$0000000A) + __rt_lib_init_lc_collate_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000011) + __rt_lib_init_lc_ctype_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000013) + __rt_lib_init_lc_monetary_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000015) + __rt_lib_init_lc_numeric_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000017) + __rt_lib_init_lc_time_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000019) + __rt_lib_init_preinit_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000004) + __rt_lib_init_rand_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$0000000E) + __rt_lib_init_return 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000033) + __rt_lib_init_signal_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$0000001D) + __rt_lib_init_stdio_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$00000025) + __rt_lib_init_user_alloc_1 0x08000163 Thumb Code 0 libinit2.o(.ARM.Collect$$libinit$$0000000C) + __rt_lib_shutdown 0x08000165 Thumb Code 0 libshutdown.o(.ARM.Collect$$libshutdown$$00000000) + __rt_lib_shutdown_cpp_1 0x08000167 Thumb Code 0 libshutdown2.o(.ARM.Collect$$libshutdown$$00000002) + __rt_lib_shutdown_fp_trap_1 0x08000167 Thumb Code 0 libshutdown2.o(.ARM.Collect$$libshutdown$$00000007) + __rt_lib_shutdown_heap_1 0x08000167 Thumb Code 0 libshutdown2.o(.ARM.Collect$$libshutdown$$0000000F) + __rt_lib_shutdown_return 0x08000167 Thumb Code 0 libshutdown2.o(.ARM.Collect$$libshutdown$$00000010) + __rt_lib_shutdown_signal_1 0x08000167 Thumb Code 0 libshutdown2.o(.ARM.Collect$$libshutdown$$0000000A) + __rt_lib_shutdown_stdio_1 0x08000167 Thumb Code 0 libshutdown2.o(.ARM.Collect$$libshutdown$$00000004) + __rt_lib_shutdown_user_alloc_1 0x08000167 Thumb Code 0 libshutdown2.o(.ARM.Collect$$libshutdown$$0000000C) + __rt_entry 0x08000169 Thumb Code 0 __rtentry.o(.ARM.Collect$$rtentry$$00000000) + __rt_entry_presh_1 0x08000169 Thumb Code 0 __rtentry2.o(.ARM.Collect$$rtentry$$00000002) + __rt_entry_sh 0x08000169 Thumb Code 0 __rtentry4.o(.ARM.Collect$$rtentry$$00000004) + __rt_entry_li 0x0800016f Thumb Code 0 __rtentry2.o(.ARM.Collect$$rtentry$$0000000A) + __rt_entry_postsh_1 0x0800016f Thumb Code 0 __rtentry2.o(.ARM.Collect$$rtentry$$00000009) + __rt_entry_main 0x08000173 Thumb Code 0 __rtentry2.o(.ARM.Collect$$rtentry$$0000000D) + __rt_entry_postli_1 0x08000173 Thumb Code 0 __rtentry2.o(.ARM.Collect$$rtentry$$0000000C) + __rt_exit 0x0800017b Thumb Code 0 rtexit.o(.ARM.Collect$$rtexit$$00000000) + __rt_exit_ls 0x0800017d Thumb Code 0 rtexit2.o(.ARM.Collect$$rtexit$$00000003) + __rt_exit_prels_1 0x0800017d Thumb Code 0 rtexit2.o(.ARM.Collect$$rtexit$$00000002) + __rt_exit_exit 0x08000181 Thumb Code 0 rtexit2.o(.ARM.Collect$$rtexit$$00000004) + Reset_Handler 0x08000189 Thumb Code 8 startup_stm32f10x_md.o(.text) + NMI_Handler 0x08000191 Thumb Code 2 startup_stm32f10x_md.o(.text) + HardFault_Handler 0x08000193 Thumb Code 2 startup_stm32f10x_md.o(.text) + MemManage_Handler 0x08000195 Thumb Code 2 startup_stm32f10x_md.o(.text) + BusFault_Handler 0x08000197 Thumb Code 2 startup_stm32f10x_md.o(.text) + UsageFault_Handler 0x08000199 Thumb Code 2 startup_stm32f10x_md.o(.text) + SVC_Handler 0x0800019b Thumb Code 2 startup_stm32f10x_md.o(.text) + DebugMon_Handler 0x0800019d Thumb Code 2 startup_stm32f10x_md.o(.text) + PendSV_Handler 0x0800019f Thumb Code 2 startup_stm32f10x_md.o(.text) + SysTick_Handler 0x080001a1 Thumb Code 2 startup_stm32f10x_md.o(.text) + ADC1_2_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + CAN1_RX1_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + CAN1_SCE_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + DMA1_Channel1_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + DMA1_Channel2_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + DMA1_Channel3_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + DMA1_Channel4_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + DMA1_Channel5_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + DMA1_Channel6_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + DMA1_Channel7_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + EXTI0_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + EXTI15_10_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + EXTI1_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + EXTI2_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + EXTI3_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + EXTI4_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + EXTI9_5_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + FLASH_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + I2C1_ER_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + I2C1_EV_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + I2C2_ER_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + I2C2_EV_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + PVD_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + RCC_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + RTCAlarm_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + RTC_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + SPI1_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + SPI2_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + TAMPER_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + TIM1_BRK_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + TIM1_CC_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + TIM1_TRG_COM_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + TIM1_UP_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + TIM2_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + TIM3_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + TIM4_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + USART1_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + USART2_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + USART3_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + USBWakeUp_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + USB_HP_CAN1_TX_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + USB_LP_CAN1_RX0_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + WWDG_IRQHandler 0x080001a3 Thumb Code 0 startup_stm32f10x_md.o(.text) + __user_initial_stackheap 0x080001a5 Thumb Code 0 startup_stm32f10x_md.o(.text) + __use_two_region_memory 0x080001c9 Thumb Code 2 heapauxi.o(.text) + __rt_heap_escrow$2region 0x080001cb Thumb Code 2 heapauxi.o(.text) + __rt_heap_expand$2region 0x080001cd Thumb Code 2 heapauxi.o(.text) + __user_setup_stackheap 0x080001cf Thumb Code 74 sys_stackheap_outer.o(.text) + exit 0x08000219 Thumb Code 18 exit.o(.text) + __user_libspace 0x0800022d Thumb Code 8 libspace.o(.text) + __user_perproc_libspace 0x0800022d Thumb Code 0 libspace.o(.text) + __user_perthread_libspace 0x0800022d Thumb Code 0 libspace.o(.text) + _sys_exit 0x08000235 Thumb Code 8 sys_exit.o(.text) + __I$use$semihosting 0x08000241 Thumb Code 0 use_no_semi.o(.text) + __use_no_semihosting_swi 0x08000241 Thumb Code 2 use_no_semi.o(.text) + __semihosting_library_function 0x08000243 Thumb Code 0 indicate_semi.o(.text) + GPIO_Configuration 0x08000245 Thumb Code 48 main.o(i.GPIO_Configuration) + GPIO_Init 0x0800027d Thumb Code 278 stm32f10x_gpio.o(i.GPIO_Init) + RCC_APB2PeriphClockCmd 0x08000395 Thumb Code 26 stm32f10x_rcc.o(i.RCC_APB2PeriphClockCmd) + RCC_Configuration 0x080003b5 Thumb Code 18 main.o(i.RCC_Configuration) + SystemInit 0x080004b1 Thumb Code 78 system_stm32f10x.o(i.SystemInit) + TIM_Cmd 0x08000511 Thumb Code 24 stm32f10x_tim.o(i.TIM_Cmd) + TIM_CtrlPWMOutputs 0x08000529 Thumb Code 30 stm32f10x_tim.o(i.TIM_CtrlPWMOutputs) + TIM_OC1Init 0x08000549 Thumb Code 132 stm32f10x_tim.o(i.TIM_OC1Init) + TIM_OC2Init 0x080005e1 Thumb Code 154 stm32f10x_tim.o(i.TIM_OC2Init) + TIM_OC3Init 0x08000685 Thumb Code 150 stm32f10x_tim.o(i.TIM_OC3Init) + TIM_OC4Init 0x08000725 Thumb Code 114 stm32f10x_tim.o(i.TIM_OC4Init) + TIM_TimeBaseInit 0x080007a1 Thumb Code 122 stm32f10x_tim.o(i.TIM_TimeBaseInit) + main 0x08000845 Thumb Code 442 main.o(i.main) + sleep1sec 0x08000a21 Thumb Code 30 main.o(i.sleep1sec) + Region$$Table$$Base 0x08000a40 Number 0 anon$$obj.o(Region$$Table) + Region$$Table$$Limit 0x08000a60 Number 0 anon$$obj.o(Region$$Table) + CCR1_Val 0x20000000 Data 2 main.o(.data) + CCR2_Val 0x20000002 Data 2 main.o(.data) + CCR3_Val 0x20000004 Data 2 main.o(.data) + CCR4_Val 0x20000006 Data 2 main.o(.data) + down 0x20000008 Data 4 main.o(.data) + TIM_TimeBaseStructure 0x2000000c Data 10 main.o(.bss) + TIM_OCInitStructure 0x20000016 Data 16 main.o(.bss) + __libspace_start 0x20000028 Data 96 libspace.o(.bss) + __temporary_stack_top$libspace 0x20000088 Data 0 libspace.o(.bss) + + + +============================================================================== + +Memory Map of the image + + Image Entry point : 0x08000189 + + Load Region LR_1 (Base: 0x08000000, Size: 0x00000a6c, Max: 0xffffffff, ABSOLUTE) + + Execution Region ER_RO (Exec base: 0x08000000, Load base: 0x08000000, Size: 0x00000a60, Max: 0xffffffff, ABSOLUTE) + + Exec Addr Load Addr Size Type Attr Idx E Section Name Object + + 0x08000000 0x08000000 0x000000ec Data RO 1087 RESET startup_stm32f10x_md.o + 0x080000ec 0x080000ec 0x00000008 Code RO 1142 * !!!main c_w.l(__main.o) + 0x080000f4 0x080000f4 0x00000034 Code RO 1299 !!!scatter c_w.l(__scatter.o) + 0x08000128 0x08000128 0x0000001a Code RO 1301 !!handler_copy c_w.l(__scatter_copy.o) + 0x08000142 0x08000142 0x00000002 PAD + 0x08000144 0x08000144 0x0000001c Code RO 1303 !!handler_zi c_w.l(__scatter_zi.o) + 0x08000160 0x08000160 0x00000002 Code RO 1169 .ARM.Collect$$libinit$$00000000 c_w.l(libinit.o) + 0x08000162 0x08000162 0x00000000 Code RO 1176 .ARM.Collect$$libinit$$00000002 c_w.l(libinit2.o) + 0x08000162 0x08000162 0x00000000 Code RO 1178 .ARM.Collect$$libinit$$00000004 c_w.l(libinit2.o) + 0x08000162 0x08000162 0x00000000 Code RO 1181 .ARM.Collect$$libinit$$0000000A c_w.l(libinit2.o) + 0x08000162 0x08000162 0x00000000 Code RO 1183 .ARM.Collect$$libinit$$0000000C c_w.l(libinit2.o) + 0x08000162 0x08000162 0x00000000 Code RO 1185 .ARM.Collect$$libinit$$0000000E c_w.l(libinit2.o) + 0x08000162 0x08000162 0x00000000 Code RO 1188 .ARM.Collect$$libinit$$00000011 c_w.l(libinit2.o) + 0x08000162 0x08000162 0x00000000 Code RO 1190 .ARM.Collect$$libinit$$00000013 c_w.l(libinit2.o) + 0x08000162 0x08000162 0x00000000 Code RO 1192 .ARM.Collect$$libinit$$00000015 c_w.l(libinit2.o) + 0x08000162 0x08000162 0x00000000 Code RO 1194 .ARM.Collect$$libinit$$00000017 c_w.l(libinit2.o) + 0x08000162 0x08000162 0x00000000 Code RO 1196 .ARM.Collect$$libinit$$00000019 c_w.l(libinit2.o) + 0x08000162 0x08000162 0x00000000 Code RO 1198 .ARM.Collect$$libinit$$0000001B c_w.l(libinit2.o) + 0x08000162 0x08000162 0x00000000 Code RO 1200 .ARM.Collect$$libinit$$0000001D c_w.l(libinit2.o) + 0x08000162 0x08000162 0x00000000 Code RO 1202 .ARM.Collect$$libinit$$0000001F c_w.l(libinit2.o) + 0x08000162 0x08000162 0x00000000 Code RO 1204 .ARM.Collect$$libinit$$00000021 c_w.l(libinit2.o) + 0x08000162 0x08000162 0x00000000 Code RO 1206 .ARM.Collect$$libinit$$00000023 c_w.l(libinit2.o) + 0x08000162 0x08000162 0x00000000 Code RO 1208 .ARM.Collect$$libinit$$00000025 c_w.l(libinit2.o) + 0x08000162 0x08000162 0x00000000 Code RO 1212 .ARM.Collect$$libinit$$0000002C c_w.l(libinit2.o) + 0x08000162 0x08000162 0x00000000 Code RO 1214 .ARM.Collect$$libinit$$0000002E c_w.l(libinit2.o) + 0x08000162 0x08000162 0x00000000 Code RO 1216 .ARM.Collect$$libinit$$00000030 c_w.l(libinit2.o) + 0x08000162 0x08000162 0x00000000 Code RO 1218 .ARM.Collect$$libinit$$00000032 c_w.l(libinit2.o) + 0x08000162 0x08000162 0x00000002 Code RO 1219 .ARM.Collect$$libinit$$00000033 c_w.l(libinit2.o) + 0x08000164 0x08000164 0x00000002 Code RO 1239 .ARM.Collect$$libshutdown$$00000000 c_w.l(libshutdown.o) + 0x08000166 0x08000166 0x00000000 Code RO 1252 .ARM.Collect$$libshutdown$$00000002 c_w.l(libshutdown2.o) + 0x08000166 0x08000166 0x00000000 Code RO 1254 .ARM.Collect$$libshutdown$$00000004 c_w.l(libshutdown2.o) + 0x08000166 0x08000166 0x00000000 Code RO 1257 .ARM.Collect$$libshutdown$$00000007 c_w.l(libshutdown2.o) + 0x08000166 0x08000166 0x00000000 Code RO 1260 .ARM.Collect$$libshutdown$$0000000A c_w.l(libshutdown2.o) + 0x08000166 0x08000166 0x00000000 Code RO 1262 .ARM.Collect$$libshutdown$$0000000C c_w.l(libshutdown2.o) + 0x08000166 0x08000166 0x00000000 Code RO 1265 .ARM.Collect$$libshutdown$$0000000F c_w.l(libshutdown2.o) + 0x08000166 0x08000166 0x00000002 Code RO 1266 .ARM.Collect$$libshutdown$$00000010 c_w.l(libshutdown2.o) + 0x08000168 0x08000168 0x00000000 Code RO 1144 .ARM.Collect$$rtentry$$00000000 c_w.l(__rtentry.o) + 0x08000168 0x08000168 0x00000000 Code RO 1146 .ARM.Collect$$rtentry$$00000002 c_w.l(__rtentry2.o) + 0x08000168 0x08000168 0x00000006 Code RO 1158 .ARM.Collect$$rtentry$$00000004 c_w.l(__rtentry4.o) + 0x0800016e 0x0800016e 0x00000000 Code RO 1148 .ARM.Collect$$rtentry$$00000009 c_w.l(__rtentry2.o) + 0x0800016e 0x0800016e 0x00000004 Code RO 1149 .ARM.Collect$$rtentry$$0000000A c_w.l(__rtentry2.o) + 0x08000172 0x08000172 0x00000000 Code RO 1151 .ARM.Collect$$rtentry$$0000000C c_w.l(__rtentry2.o) + 0x08000172 0x08000172 0x00000008 Code RO 1152 .ARM.Collect$$rtentry$$0000000D c_w.l(__rtentry2.o) + 0x0800017a 0x0800017a 0x00000002 Code RO 1173 .ARM.Collect$$rtexit$$00000000 c_w.l(rtexit.o) + 0x0800017c 0x0800017c 0x00000000 Code RO 1221 .ARM.Collect$$rtexit$$00000002 c_w.l(rtexit2.o) + 0x0800017c 0x0800017c 0x00000004 Code RO 1222 .ARM.Collect$$rtexit$$00000003 c_w.l(rtexit2.o) + 0x08000180 0x08000180 0x00000006 Code RO 1223 .ARM.Collect$$rtexit$$00000004 c_w.l(rtexit2.o) + 0x08000186 0x08000186 0x00000002 PAD + 0x08000188 0x08000188 0x00000040 Code RO 1088 * .text startup_stm32f10x_md.o + 0x080001c8 0x080001c8 0x00000006 Code RO 1140 .text c_w.l(heapauxi.o) + 0x080001ce 0x080001ce 0x0000004a Code RO 1160 .text c_w.l(sys_stackheap_outer.o) + 0x08000218 0x08000218 0x00000012 Code RO 1162 .text c_w.l(exit.o) + 0x0800022a 0x0800022a 0x00000002 PAD + 0x0800022c 0x0800022c 0x00000008 Code RO 1170 .text c_w.l(libspace.o) + 0x08000234 0x08000234 0x0000000c Code RO 1231 .text c_w.l(sys_exit.o) + 0x08000240 0x08000240 0x00000002 Code RO 1242 .text c_w.l(use_no_semi.o) + 0x08000242 0x08000242 0x00000000 Code RO 1244 .text c_w.l(indicate_semi.o) + 0x08000242 0x08000242 0x00000002 PAD + 0x08000244 0x08000244 0x00000038 Code RO 4 i.GPIO_Configuration main.o + 0x0800027c 0x0800027c 0x00000116 Code RO 148 i.GPIO_Init stm32f10x_gpio.o + 0x08000392 0x08000392 0x00000002 PAD + 0x08000394 0x08000394 0x00000020 Code RO 272 i.RCC_APB2PeriphClockCmd stm32f10x_rcc.o + 0x080003b4 0x080003b4 0x00000012 Code RO 5 i.RCC_Configuration main.o + 0x080003c6 0x080003c6 0x00000008 Code RO 1095 i.SetSysClock system_stm32f10x.o + 0x080003ce 0x080003ce 0x00000002 PAD + 0x080003d0 0x080003d0 0x000000e0 Code RO 1096 i.SetSysClockTo72 system_stm32f10x.o + 0x080004b0 0x080004b0 0x00000060 Code RO 1098 i.SystemInit system_stm32f10x.o + 0x08000510 0x08000510 0x00000018 Code RO 496 i.TIM_Cmd stm32f10x_tim.o + 0x08000528 0x08000528 0x0000001e Code RO 498 i.TIM_CtrlPWMOutputs stm32f10x_tim.o + 0x08000546 0x08000546 0x00000002 PAD + 0x08000548 0x08000548 0x00000098 Code RO 525 i.TIM_OC1Init stm32f10x_tim.o + 0x080005e0 0x080005e0 0x000000a4 Code RO 530 i.TIM_OC2Init stm32f10x_tim.o + 0x08000684 0x08000684 0x000000a0 Code RO 535 i.TIM_OC3Init stm32f10x_tim.o + 0x08000724 0x08000724 0x0000007c Code RO 540 i.TIM_OC4Init stm32f10x_tim.o + 0x080007a0 0x080007a0 0x000000a4 Code RO 567 i.TIM_TimeBaseInit stm32f10x_tim.o + 0x08000844 0x08000844 0x000001dc Code RO 6 i.main main.o + 0x08000a20 0x08000a20 0x0000001e Code RO 7 i.sleep1sec main.o + 0x08000a3e 0x08000a3e 0x00000002 PAD + 0x08000a40 0x08000a40 0x00000020 Data RO 1297 Region$$Table anon$$obj.o + + + Execution Region ER_RW (Exec base: 0x20000000, Load base: 0x08000a60, Size: 0x0000000c, Max: 0xffffffff, ABSOLUTE) + + Exec Addr Load Addr Size Type Attr Idx E Section Name Object + + 0x20000000 0x08000a60 0x0000000c Data RW 9 .data main.o + + + Execution Region ER_ZI (Exec base: 0x2000000c, Load base: 0x08000a6c, Size: 0x0000067c, Max: 0xffffffff, ABSOLUTE) + + Exec Addr Load Addr Size Type Attr Idx E Section Name Object + + 0x2000000c - 0x0000001a Zero RW 8 .bss main.o + 0x20000026 0x08000a6c 0x00000002 PAD + 0x20000028 - 0x00000060 Zero RW 1171 .bss c_w.l(libspace.o) + 0x20000088 - 0x00000200 Zero RW 1086 HEAP startup_stm32f10x_md.o + 0x20000288 - 0x00000400 Zero RW 1085 STACK startup_stm32f10x_md.o + + +============================================================================== + +Image component sizes + + + Code (inc. data) RO Data RW Data ZI Data Debug Object Name + + 580 42 0 12 26 237697 main.o + 64 26 236 0 1536 804 startup_stm32f10x_md.o + 278 0 0 0 0 2184 stm32f10x_gpio.o + 32 6 0 0 0 601 stm32f10x_rcc.o + 818 92 0 0 0 5526 stm32f10x_tim.o + 328 28 0 0 0 2049 system_stm32f10x.o + + ---------------------------------------------------------------------- + 2108 194 268 12 1564 248861 Object Totals + 0 0 32 0 0 0 (incl. Generated) + 8 0 0 0 2 0 (incl. Padding) + + ---------------------------------------------------------------------- + + Code (inc. data) RO Data RW Data ZI Data Debug Library Member Name + + 8 0 0 0 0 68 __main.o + 0 0 0 0 0 0 __rtentry.o + 12 0 0 0 0 0 __rtentry2.o + 6 0 0 0 0 0 __rtentry4.o + 52 8 0 0 0 0 __scatter.o + 26 0 0 0 0 0 __scatter_copy.o + 28 0 0 0 0 0 __scatter_zi.o + 18 0 0 0 0 80 exit.o + 6 0 0 0 0 152 heapauxi.o + 0 0 0 0 0 0 indicate_semi.o + 2 0 0 0 0 0 libinit.o + 2 0 0 0 0 0 libinit2.o + 2 0 0 0 0 0 libshutdown.o + 2 0 0 0 0 0 libshutdown2.o + 8 4 0 0 96 68 libspace.o + 2 0 0 0 0 0 rtexit.o + 10 0 0 0 0 0 rtexit2.o + 12 4 0 0 0 68 sys_exit.o + 74 0 0 0 0 80 sys_stackheap_outer.o + 2 0 0 0 0 68 use_no_semi.o + + ---------------------------------------------------------------------- + 280 16 0 0 96 584 Library Totals + 8 0 0 0 0 0 (incl. Padding) + + ---------------------------------------------------------------------- + + Code (inc. data) RO Data RW Data ZI Data Debug Library Name + + 272 16 0 0 96 584 c_w.l + + ---------------------------------------------------------------------- + 280 16 0 0 96 584 Library Totals + + ---------------------------------------------------------------------- + +============================================================================== + + + Code (inc. data) RO Data RW Data ZI Data Debug + + 2388 210 268 12 1660 248557 Grand Totals + 2388 210 268 12 1660 248557 ELF Image Totals + 2388 210 268 12 0 0 ROM Totals + +============================================================================== + + Total RO Size (Code + RO Data) 2656 ( 2.59kB) + Total RW Size (RW Data + ZI Data) 1672 ( 1.63kB) + Total ROM Size (Code + RO Data + RW Data) 2668 ( 2.61kB) + +============================================================================== + diff --git a/steper/stm32/MG955.uvoptx b/steper/stm32/MG955.uvoptx new file mode 100644 index 0000000..48d3f4f --- /dev/null +++ b/steper/stm32/MG955.uvoptx @@ -0,0 +1,240 @@ + + + + 1.0 + +
### uVision Project, (C) Keil Software
+ + + *.c + *.s*; *.src; *.a* + *.obj; *.o + *.lib + *.txt; *.h; *.inc + *.plm + *.cpp + 0 + + + + 0 + 0 + + + + Target 1 + 0x4 + ARM-ADS + + 12000000 + + 1 + 1 + 0 + 1 + 0 + + + 1 + 65535 + 0 + 0 + 0 + + + 79 + 66 + 8 + .\Listings\ + + + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 0 + 0 + 0 + 0 + + + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + + + 1 + 0 + 1 + + 18 + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 4 + + + + + + + + + + + Segger\JL2CM3.dll + + + + 0 + ARMRTXEVENTFLAGS + -L70 -Z18 -C0 -M0 -T1 + + + 0 + DLGTARM + (1010=-1,-1,-1,-1,0)(1007=-1,-1,-1,-1,0)(1008=-1,-1,-1,-1,0)(1009=-1,-1,-1,-1,0) + + + 0 + ARMDBGFLAGS + + + + 0 + DLGUARM + d + + + 0 + JL2CM3 + -U20080643 -O14 -S2 -ZTIFSpeedSel5000 -A0 -C0 -JU1 -JI127.0.0.1 -JP0 -RST0 -N00("ARM CoreSight JTAG-DP") -D00(3BA00477) -L00(4) -N01("ST TMC") -D01(16410041) -L01(5) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -TB1 -TFE0 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32F10x_128.FLM -FS08000000 -FL020000 -FP0($$Device:STM32F103RB$Flash\STM32F10x_128.FLM) + + + 0 + UL2CM3 + UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0STM32F10x_128 -FS08000000 -FL020000 -FP0($$Device:STM32F103RB$Flash\STM32F10x_128.FLM)) + + + + + 0 + + + 0 + 1 + 1 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + 0 + 0 + 0 + + + + + + + + + + 1 + 1 + 0 + 2 + 10000000 + + + + + + src + 1 + 0 + 0 + 0 + + 1 + 1 + 1 + 0 + 0 + 0 + .\main.c + main.c + 0 + 0 + + + + + ::CMSIS + 0 + 0 + 0 + 1 + + + + ::Device + 1 + 0 + 0 + 1 + + + diff --git a/steper/stm32/MG955.uvprojx b/steper/stm32/MG955.uvprojx new file mode 100644 index 0000000..f85c779 --- /dev/null +++ b/steper/stm32/MG955.uvprojx @@ -0,0 +1,484 @@ + + + + 2.1 + +
### uVision Project, (C) Keil Software
+ + + + Target 1 + 0x4 + ARM-ADS + 5060750::V5.06 update 6 (build 750)::ARMCC + 0 + + + STM32F103RB + STMicroelectronics + Keil.STM32F1xx_DFP.2.2.0 + http://www.keil.com/pack/ + IRAM(0x20000000,0x5000) IROM(0x08000000,0x20000) CPUTYPE("Cortex-M3") CLOCK(12000000) ELITTLE + + + UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0STM32F10x_128 -FS08000000 -FL020000 -FP0($$Device:STM32F103RB$Flash\STM32F10x_128.FLM)) + 0 + $$Device:STM32F103RB$Device\Include\stm32f10x.h + + + + + + + + + + $$Device:STM32F103RB$SVD\STM32F103xx.svd + 0 + 0 + + + + + + + 0 + 0 + 0 + 0 + 1 + + .\Objects\ + MG955 + 1 + 0 + 0 + 1 + 1 + .\Listings\ + 1 + 0 + 0 + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 0 + 0 + + + 0 + 0 + 0 + 0 + + 0 + + + + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 3 + + + 1 + + + SARMCM3.DLL + -REMAP + DCM.DLL + -pCM3 + SARMCM3.DLL + + TCM.DLL + -pCM3 + + + + 1 + 0 + 0 + 0 + 16 + + + + + 1 + 0 + 0 + 1 + 1 + -1 + + 1 + BIN\UL2CM3.DLL + + + + + + 0 + + + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + "Cortex-M3" + + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 8 + 0 + 0 + 0 + 0 + 3 + 3 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000000 + 0x5000 + + + 1 + 0x8000000 + 0x20000 + + + 0 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x8000000 + 0x20000 + + + 1 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000000 + 0x5000 + + + 0 + 0x0 + 0x0 + + + + + + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 2 + 0 + 0 + 1 + 1 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 0 + + + + + + + + + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + + + + + + 0 + 0 + 0 + 0 + 1 + 0 + 0x08000000 + 0x20000000 + + + + + + + + + + + + + src + + + main.c + 1 + .\main.c + + + + + ::CMSIS + + + ::Device + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + RTE\Device\STM32F103RB\RTE_Device.h + + + + + + + + RTE\Device\STM32F103RB\startup_stm32f10x_md.s + + + + + + + + RTE\Device\STM32F103RB\stm32f10x_conf.h + + + + + + + + RTE\Device\STM32F103RB\system_stm32f10x.c + + + + + + + + + + diff --git a/steper/stm32/Objects/MG955.axf b/steper/stm32/Objects/MG955.axf new file mode 100644 index 0000000000000000000000000000000000000000..df1ca640812bb3962e250f98c11b78e3ac7ce2b3 GIT binary patch literal 272508 zcmd>{2Vh*qx$n=>O0uwQ5OTpdMiH10VF*!kflGp=m1Hee+3c=u$aU_b*aGX~c4gU@ z*~?!l_CCc=QIS{D=v5=U#;fpl@>Z34)f9gk ze$K$pS@<~zKj+~`<)i-o5MdX}@Qd;HQv6*0FZAPWEZX92JYdVvOHO^=8+J^~u`SoW z=MQqdSCMPsyLu#?NRrC0-|PZ?fva*%Mts<+rPM` z;`WL)-p0BuJGX87=%a1k#v?xQHg<1G+_vqb_qQeP@ixxd;(0r?FQ2wUyEkp?AMO8& z+e=a<2bWH#vTiB%%HHw3vQ?f}O>MWTNc=3GM*l5s^EU3g<;J!WudglJR=shEx3X=_ z&DFPW`{$#m^A@l;Nj*_l-mR>)Wn>{k|QdKPR^>o>p;taobHFc+0EX z*1TRZb=yZ*uSGrE7f-7}xqfO)^>z1d{o`I-QK-v!(lg|7GtVU-jeVV_+11E zO4_}R!?$#AI&3P%^|ck@zGO?;8n4Ws>J9U!e&vmgO+{^_IT$4A@XM!dN!&MV<4z^w zZ^f{C-t%@!tUGN>(S03nmLSx-k3#C!jhyFI@3WzMqd#oe$KD6GAbi-HiPDRjtJfdv zb#L4Wp^1;~NtS$^__X8A;$q6}p7&~YDqSyAeEPtak@pSVAi~>sDv5+w+&6VxS~_Qfxtq%T;+pI8^3^n2P08 z<}=Ud4qNm3#-lxN?^{X_KE1CfSv>vxp5hG&TpyG4am}_?Q8cyUc5mbV+T!m%b#te; z?W5PXRlvf?wqa%7u-nl-r+TM0w0rZWZdzVjmnu8VTU(1eZ2Lz;5K;v?gjAe2>u};eLWlTU&N>{5-(~BkgV-0^5i+hE zwQq98@?%i)C0nMZ6V#G{ZoEB;R_!+Z+~ytE(eLtgH@~;MyKLPTa9y%)EPfa9?_#vd zDX`S(tHvgGLFkZmqw%|V9r90(o%$p~ie!X#s}d`RBBp%Z4)|TRZb$qsSvMTN zi}<&{zWlq1cyy*;BDM6|({OZ2VN4j=GOl}?7ycTTYf0+F5WsDcZc9^Chp$cdMNI4xXa+KVVl2u8h^jE)!)4ff4{Qz ztPS4AtG0Xt9>TAgwthO;nkfgP+=Kb59arsqH4RtO_^K6Gi>s&Nx03Da2zSXg2_+2M zIvKHzD8C+e-`F}4cXhb?D()`WT93Q0;BFt>{eJ6yxV!nokH0_t#iHu3z}rmQ@MVP5 z)b53{_TsBOakVF3jmH(dEn?woAl#N5=D83l(d85k_MIw0KF6ExM7(-#6w<{8O zV^w@zh39=i5Og_?!s%kSa*zI04M)zY(Ni!-{i3*p_ElITnqqf#Q(iv2d>FFcV<#4K z{AB*KX9@n0_P<0Ip0^kMDMD^v<_lD-rh+5(9)W^UEwtbSx}=MJL>Ro)2-M>%BOr?B z?KcAAf0beyhY7w`+)#=-74CWUBYcvtVT4DV=QYxW=S|!XDG%7`-*(!6r$pI7!&0M# zZYJr$B5-mTI8Aa>!XS~n8l~>92U5@hVbHYE6!33hfJo?h2kJqd_q8x!8g%vb@HP~6 zDpYom9znuV@YFC^h)aP@VPGVap`O>QM{p(xPKLoU69l&G2Bp=(9?70s#f|5+g`tP+ zbm&gAP|Il|NZqzmW-47Oydl93j@+V%>EhP&I_M%%cHpo^G|oY2vCc4nZo5Vyo=mBm zE<7(ink`f`spow|+)`6#cHx}JF0yn<7da8;c{6rlYnnL*)--Dj+xj7moKw*b`vN>v z-FV(NL@EeO`%_6)PWkiB$h7EM1&XJ*g_I%n$3=XB zJQk}Okh1?v+#EFQK-~0;n{lH_t|jWm^9Ckz4_^9jtkGp(^Tt5n|K8arU+Z~C9VjoL zXwMfeE%d-e`yr9AD~hkh&o=x^^z<*7GiM*q|K5(3!@VKi5PwL~kVIK=SxH%G*^sib zvK`8XmX!|~R<iH?us~Tf)75Dx=ZvK6>&8u7gq#VZrXQCbzZ0deQY#H}dx%Fd37+Y@E<8*!@q3gk)o z)BRKUslh$zgzg(5&nnmv#+=~(RNQ0k6WpI}+@EROpKaWqYuul2++SeaUu4{0V%%RQ z?^PSFgMNPw`I<)jZ>AB&Vj?ec_i|5W6j^z=6R z3gu6_r2A(Oe=x2O8Sy_W(T43KyoaAr?KlQD60xVY5#B@3D1GmXIHhkYw=r^0`A)?> z>Ax(2xgq{yVpx$pVD|LhzWMoO6K6MNI_W2woZZ~FaQ1%t&F)(`Xa3T;y|b4L%qMQ%hzExKqU)9MEdYP%qWehDft1f@j7|4=}1O^fvEQ*Na3As9>fq`^g(a=D~?r3NrX;9wG|~@`G~zJrX7|MBwa5U?AeRB7uQ~|G~v99_W`X)hi$w zfUFK@U_sAOvhDtJcWyfwfYvy2ckThJBYmOefZ0b@;RrDxagSHEBF?3UhTeRFzeX9wn{d;9wq&&#*;_buz~ryhgevY?^<@VZ)*+_&KK z>@-s$>T2}$33n6?t;(f3^XdNHC3AYv0lkV8x_8ldkAstomM$FV?eAPPw^v0J2_CX8 znybQ!1w4PzoFiNMmh~;^TeMI`m2y<3cX97P-vGj8j@Y2*V#>TU6`$){(A(Uzq&Ky& zZy@)b#l0=PhkKPj_WXkr6V5HJ;4He6Q7MFY-Ae}+FCEAZz*(sBgm@yNON$XgrkBoN z62L;Z?qqt={GR^4f$ykH%4CUMW`s~ycQQ41ey^7KFqOiJ*-_LGX`*$T;rj~`6Rs-} z87AlTEL_+-UllJZm$JkXbxS3)z4LqLkTO*QQ8gqmTTxUnm2B&qk7iW3RC-DmsjkRh z;U^|+EZtGmC7aD?Rg@~vW>Z?Q5UQg)IlZHISy%@lQcG{oTxwfYvXG~_zqjW|6(n@c zL2hj~Ege|2pl6_Oj%ZYsZkW((b4xCxY4+hF|8k#)q!-4AW7B8ukEvk5l3nog?0(nJ z$E*&swaQ-%NoBsV(DO%iEn3*wv*gI0Z_h^`7|3&I|ESL11&jK>)7i7I=ZM|~7%N5i zz^LY>OWJyt&X@N~N6lCQAQG}{RCZ>vXa0P_|F2Okz29DXMCT$H;G%vJ_PtT*-i33s zGsWHijLLpzNv?0sk>d9Iqh`%&nI^8iQR$g2;?f_LYwAq5X2f05s7x*?E)%2LI-0WW z;-+|1CMm;9MztQ2OVx_-QogAZH$(WQUfh)NO@p}Efo~ec&CpRTolSLl**#?1axGBi zF-!}Tc@5VBWu7}~ffGeRJ86NFL|}y$I9UYlJgTWBS(lf^R*ssHZO*r+^U0>Jx_s^s z!HnS04jGy`L~3BHiCKDcG>eDJM;fwM%BQmU}+xj4OcX=yg z_ZXE;r(|Wu)3q#XPt?CDlan!D5_d9gFL5U&`7&3zZeqSp>ZpdSstMkBfe>JCQsu0k zBYS5o76B8yGDQm)O0Vt;w@n4OtK z5as_tv41oL5sx4gP+H<2Qw%vN^Yk(*r*ce*zoK}|fJnED3ai|w#9v7ir(1>+E5Bai zABT|24Ukk6moD*F6^|Z385BaPzFp#Q%t*eGF=P0qLF6@#ZyLo-byaPn_r zhq|n(%6>y-v@c!Dd}`@hX46=8Fm6OHQ>qSbQT%~)E%~W*E%_F@mZi2=waAnmUK*Z@ z`wh>ob}RMoDo#vzf7ko`Dr%q1%+{7#VRxhuE@dC+rZ|YLQ$uelVo@%|mIbk}Sut}Q zidaZOvBQGc1{J#_Vj&yFRs^w)Dz*}_6GiOEAa_x*ipGyc>|~L4 zTo5~1rL96NjFQT&4r0-ngv@&&c7GAOXArx;irovbb+sb8CWuCeOg*6rPAdsLQ||kQ zK%lVwU{oTuHjE7vR$rAQL!`uwiM65&`^8>JLYudh6^)-nV!%uZoEpXk%4?>0*)A<% ze4xHIikB_Z9>xa>JecBT+jNBSfeO1QUbap;j1QEUp?KLoxiCIZ<4lT|Ep$i_UmvLP zn-nkGXm%JMXz@QNUbfODs^Fu{6Ej6XF( zNJS>bpUwnpGBN(l2q9IO7=Jbstjomsb0dUQW@7yLOt3Z+<1dI1Qk{wM7cs&5OpL!I zLP&)s#$Uz+Ycw(biU=W9nizi-6H=#FheTtb(`%WKI=wzZ1UkKu38~YYBSfInTZurH ztkc^fM4;0tC8dCFTiz&Ic6d`W+FLe z%pBWNZQWL$hYa^`L!OU*p{yzxQaxPOOCg0YVgZ}!J)&<37P6s4*AMsaMd~e8HRJC=oOvt7f*Fsiw>TooMb?hMaS7sF5CL#O zapIvWA=!{nGW0V%;2nQSapJYA%14L$!>LldtDqXitDFhozG7)TY8U6t;r<4+(1tIL zt4g*_lZy7Lx|`%>aa9`A57BUCq5g-7L6Mph=6gts05B;~mt#;)Yh*sNdME!~lyh(O zFmyI$2PwMzI`RlBjh-#Go=O528;mfeJWf-Y*dj@0BDrtc$^Qhouim3EK)kB#EbKj~ zDiv43-0SMqqBwMd)#YsEl?HIwzyK$108mJbx9rAWh!OFXu zs+Mk5#=dkd^QiUGElrWyWGehKN)r>->`_*gYDsptv?_h69)w10X`a@ZoDuf4>Ye=y zON%C)fac)2j_7E~u1M!krd6YsRV6#sHQWhS@oEttW|-UAzXn3wk2z#Y^*XOA)fSZj z>4NRRD|hy90{_ImzpSq6Y>LQ$o3^%$s6sJCwda&8D-*ZM%MGL3&QwZ?Rw3_|!HlH) zK!7oHH?yOuD|7^}>?t}1x^y^auFO=@q!Msu){H=s8VX2v=6G&L%Gx*a!!KE>VIHR< zbuGb42~+4MCHjBS_yg&#saDl!s<>4(YT?^D727UuRcr^})~ndGxK*(^zHLykhlpDh zJ3H~jUP9b2hn0mr9Wh_R->e*R8TYmv80x3{m;Ev#q&Xsq2#J#C!V)Var0@ zVlwszl9h3|10~&KG9aS@o>D}!l5d?tf{+)gv4N0l4;|6ZcJ?>J5ncV2F;zh?^{QHh z%skXY<{WLoHFgkY1v8BbjC#`fBX{hQhS~qeXn)0!#Dp96+p`KDMS14wt%u6%;;Qa+ zF1*Dqg^a+EDX%K3l!psf(ITTURo%@J8do(dql7>e#TIVhZP$$UFN74=d=*o@mb6$@ zc~vv8Pav*~s#;X8C}cpp>$m@QV*kRxs<{KlJ4fP`pI4V z8&L4izgnGm{HwG*g-J+rj%s$_F4&lWpxMr3zPV@Nk=SrmlZ<Xewe^sEo6a~r~QJ}nuEl|cs3v37rJa>%$5(<2> zek9cp9#Iu2FGYd!MieM-hE=6g-SWC3Qk%vw^Bs2eUq|M5H(+L$=}>tmGwtHC7;}q^ zxGbycR+q!7nzI=hTv64mE=N{%B&W+@%*K`YUio>r|i4qIYv(Sn}c)n8GTnDES`Jy9cRwxL&%Yr>-O zMTo5zh8)f-Ba=wXZDnGtIpo$_uuCzNroJ+D*s8%M1?`WCtkLmg+F*yG5`A6f9Cqwr ze_}LZWya3!F&;x{^T@e9hN)~8^FWHP4oVL8CicL#dwpaEIc2PWAvAUBy zGPT=wx^gnL(|DRXRJC2UQ-x@mde6YLf^Dt6piDeT43xQeoc|V-`RlJ?2P@q@ORdeZ zN8d4BwM8)oxM|9_Bs=Buht-ni+cb2{YM{}FZn)Ak{Ll?ok;Wgo;R>bU>gWceKc0=L zGO@bqXzdc^U~QGmDL043RkC|VS573tW__+nTsBs*_aS4ZX?%9NNPJ-8oUe&lioSAK zT}4~Dv^fC%iyYb$4@h)aXhNvOoj^Mnr7UR&&`W1qqTXxGZvOE*Bqp3S^>6cDG@T$5 zb=shEPEHHNikUnzC3c!%<`57Pa2jDQ0yxbuRi71`2vmmC5?raSwpRFx5LMbq@dDx+D9Tg)ut5g)LAR-FHlma!jj2OCAL#v6kjjWJGF&J zWHNh~vZ~l9sc=`ftx9K;BI}xr5!uVjIJb>cSzp3~G!}wsR{5r*>%TxT+Fh1DIZ-(Ee@q^-9!uVh-ACFR0 zi?@f-!DxvmDZKqb$veXMz~yzxQ%`F8x_7m|9%gvlv~fI{r({kmRK3qRdhlF|k~%wX zpiZX=2Fi5WV4zB;4Nl9c4(BpKFU@BGLic|29{wLu*ZZc0%N4lxaQ}vS1G!J^!0{=R zU|hIhy#M|Vbg&2Kqk}W2pZQ$RAm{9kSlqYh^E~Nu4-WOF@$sP%n|yyH&uX)adwb{N zyhCUEckygG8dlFiMbV&%0!xS)u}B&yHiE8o`9 z-IPmpP4mi&qY>#Aue?SJnBkSTM*?u(D&Gxgq!E@*d*v08u%3)mJ)|%)pJx&gm5*z%1u~Q6^Rf&`B!87BCj3!ddT;Ci$?so*dN*4 zH;|`UGaojf8+G6S*G=NcT;=E@e-RyB#z!IpI~tnFwFW0K#UahwhD`J9CEvm0h6VZH z9Oiy=KEH#@Fx|!di~bWQ`DVBG^w0h8p8j5W^b=(+#tBd^l?3H~#bt>+osyp4dlVmH z&d*)66sN^-usIA@LB(Ov;qw>u40ubIE$W-=?Y+7vpI_FKpO1$qUU5}E-?P}O90sl8 zLuQq4dFgzfj$04(EexQ__vrAqI6^W|xwoIVr>OF)zQ2k`U+_zD027{u+?waBXs(Cny@0>}{B@#FwmgHMYFO|=&-?!6 ziQ(Da0aPnV$HF}?h?lj(pU~F-iQ9@k$#WIj3ZFpo4mzd?`)Sd7t7Y!9Ax)S>O!R(S-iLIe$feu#B&1$;oUA7`(W-_ph5Ae3J)cfTcn z^*Ds1l|4%q@F!>{_Rjg1x1GZfeE{ob{LF&~Ez0yR=^epp{86pogtJOSq5Pq($XRCgRCfk zKgFdEKL;@s%Ae?~precYwWX!l^2jF#`sb%-b&5mwOFUm;hoN$P0FLr1_WLScPDQs}z5gvvURDg? zLnO-(ME^G7NBXIMb{){i4XJ{MVIV$ev+rLeb+BNr=c~92P@PD{AEsNq;z&D71Y$*ry%k{mVqaO3Gq&NCl>saV*9UL|3?Vg0xTZ7P> zil@OZqPH3GdTU0MskfY|w~V2;?7y1c=%d2lh3@Xd^p^DYW|7oez0jMAr;oZu^oF9eR5TKQ|8%dOJtytxo7Ih}ZS@`*^)Q_t)!|^n9_}kD? z4!W?&|BcV~7X5gk=PPK7uDsnbvtcI}rIo8|gsa;Tfbe5-8`IAq1g|9fJL;!@&YaJ4 z&w)Pne zllgx~oqXQwSbA5&=}^jnc-hWD?-uzt_@%rvCAyl5T};)baEx-_$LkqJqf78T??ov) zS&5hgV!kk~? zKR$(u58e8TY8M)huFwBbx`zo5;3r3NWAXijG+{$&^C0-4fsG5>UD}UN>C!$5 z)~aX-{EP0T{DbO6uSWSger~3Et@HhTOP9>=?Oj~Aq<4jcD7jB!O2J z0idU3`I$ZPlj9{+O%Ylj4TXykp$*Yclp{hLqoJ6nA$0Dd|6b@-9*c4?kXEB}o{5|j zy!gXS>2MFPgQG5sfBt7)?y8SgNNZ&Xs3>$Bw! zofgr)8x9d+H_nHGOGlJ`wRA+Hv~(X_?T4Ql+>I#x5`LGL?uz>{r6WrG(%p-E$T9cx zl!H7Fn<e- zE8VBa=k^@n`nBRW>`QOY7-J#BaBh&XeU=o_##Lg4?~ffjHZf$^D*W56YPa1IuXwvA zM(>Kiv3SL{@Bfa={S}pK+Rjv?O?f*OQDG=Yrt7txRB zBbD7>{%!(N-=f_X81sXru(cBETa#cpe(6_ayZ^)FqTL?IbzLCW1eWW|Qmz-+F8%@f zqMaD@O>EHkC8I``>@lKbKlHyu89Gd9&8X3&LG;U@=Y0X!)a$5!?n>SXy%IgN6yfN# z`!PSR#2-o3BER|eKdN4|Q-XS71EpZSs6JFj`b(ZAQZIN5^1c-F75tFzK`d*7!iY?i z?!h%4Eo%IatS{|wpuX7nC|F*zX z3>iTJimHgp9cWjP&6oySR3xCqz$!zj#`Hs(jpYpX;oo25-)a8M36O=DnQ&)^?f>8O ztzy3d&V_tFZ6UyCJy`}@;Q0j2FZ@#FTg90B63~B{F;{LqK;&?Ql}CnRMqTJ%oRL_7 zM1TJ=Hx!T>fc7rX8L^?^L-S)w$Cm6fqU3-PC2b>0MvN>O4{L*U!lp30!+0?XzZ0e7 z`TENxLr0dBj3^mG9hBTFAv=_gqT6a2R#MJWJ4!a3u1abWeWm-9>`HUGk_0>&&n0QP z7|o1)c5G%S0zOV;jO>mqovgB>AXJe*_*e*Uh%4&Gc@` zWGCK2HhbcJlkfsPah+V$-#a_VWqV#l>4~D$`}ZQJz9PL_v>-&{vse7W$|XVrb5LM@ z&VmNqVcBgR6q7A4-*#CX$ud6&yGcleWxQC!rg4$*T3oiUUG;!3lEt7MkR{pIA>1~* z;okN+a^C}SMS7rTgZLjmfQ10c20cIQL;cE|_2dbA<1vvk?4EK(S0mRzb|x`&$I&)x34 zX&0?zcw%23B8o~!mh4Ealb{Q7qvI_hO{!y5bj|eJ|4^_gp+;H}q@^9}OiQ6gS`nnBEe4e!d!UQaFhQt+nvefg;&&y&d~cQv z;rC>VpqvWAyB8&uRY7EOf(i=5*+v;OQ&D8Uf|{X%=r2iO2u`H$rRk4|%@C;m-7Umc zxBNHSPpBHG7NrjUMdND`YQ|HKV7;gmB>!mqL?laiexj+U*k6)8G>gwu<=Zl?-^fp< zljqfw>udR+=P&nXwkC7=TvKztyR8jJsHrU1 z>p=QwYP>wCssA;+yds~WU)k0UU9Kq*sg6YYI%lJUPSK*p1)}Ncf{IHKo47jZ?o2M7 z>PmKZwWX%z=~Hfc%eA#lA>}o9;N6(6ST>C$UNF+smdU5Pv#DIFyDLi43!B-9YTL*p zkynePv$GDy2f!R`8w`&Afo+v6-bstkJ;dZJj2(2Fq`PKxHsc+Hj;w2I>$qc(rNPep zUGsVQB4@mqnV#abS9^(SbgFCoRF(spIy&;g6r@G$4Fv_4U;A1$Qq}EU{k`uYSa5q+ zi%{5yBecO8+UN|O=nS3Y44v!@o#G7L-x*q0ySGE$x;kfQy)(4I8QSO!o#+gmAq-A^?!9vuI8=#%+-1{Don#)Da_x?)>vK7MkQ?gr<3sW zX@(c0m7MsmQb`!|Z=-@w`j-$q#{al|%0%k1??x**`Jb$ke>aC*Kp~$*6*A?YOd`xf-!n^=tX0#EZUjdJvX&1JnNhZ%?G zUl!$33wxYoJ&~73$=sqNj+k%d*g)JBQ4XJjs58r*MAVfARc}(0iMmQPe|Iw9iMQ+3 z&@Y|>iVHE-!(sY}I^^ui1qeM90F(j>Afo1Cp5!WnYFr>WqU*_}ULV%1^Z$`riJ5?= zleR_ub9(2J+7~U%$7^51QVS&rE!`umB+bp6g{|8*S4)fEHBnA|MT%|l+%xVCG@tG) zXjIWsoh>SWusCYh$5;~iJqvlu_F00*HO8|1T3Vkzp)n0+@8DWLsWFWflSDpGsoEyn zo4UGMJ8I-#?nJ@0>_>svvbu5cYQ7s6uU1)c@w`Z1rzAs{NaZE^If;jgKc}+CcRHjy zT02|2a!r{-Kj(6U$;VZ*fehjm(MZ!<@_28M+a6wxBBnWD#f)5Diy~%AV+9UmLr`H+ zRt?JIR_4E|g{2&_fgMq*Z5>hEY;Ork!ml&R&sc0(9?A2z1-9TUq>1t%^p1rlapJqT zziB>y51FMk9*^EFoXFH;Z6gWwr^1P>e#T?f#z3?5rXuXJk&laU+L7;hf?`~5BTA4) z24i$pd?s48rRI~PFYzP;~=d1j-ry=^tgjz#}%f%VY&Hl;oc;^}U@ zzcQ6Ov_@Ts{Tvyp_HHnst8Xyk@@1vNG{LwZU?`k=+X)FVJqo^WDqj8*E!0&38eL9G z$Vn*PEw%kM&_#%^LdeNFoFxPczmY57(zk@Z&&bj)S@hW!-MY{T(-!bKK}}}l(lc_{ zeQV0K*6?p`2zjN{Yl|SO5zmRjsVOdv2qwNitYAGZv+&b#oM5D^ zyF;pwWIv5a)3_@DD3M%1r3yWMjR)^?S&H;(!}ugk6c*dR_&`zE(MIS0AdW_n8^&IEr~Jturz2=HJ|*K1gJ}#a|_&;+My0h}z2b~sy$r9P^#|B!+7CupRrkn@qnr7k7mJgvwo3AY9@m+nR zqFeYWEc|f>T1fcgi`58^oCgnO>;pRmH^IGQ~VNckaKwqya3~#xeBY`EethGuW z49^iz3QSFRqoc%pM+!5)Favt3YK|+B+=Qw=L$TsnW`P`)j(8d)6&QRSD`txQc%54= zWm!B;w0>&gsfBan5>NxJu@dAmNh|9HkoQJZg@XY&yn)BwHNh48@5r6>;gK(r4J22F zsWOSQQCQ7T?(M=MHL2@yWpCMJ{HDSaI%E!KwY^pp-wu@p!9OixD? zM_)seZ0cyu)C5!3_aC5@;{B5H6ekW26!KRy?Jr1~pSqa0S~{PpPO z209tpi;77m%?U$oEg98IA>dZ-%OPM+6NF-42?0ypj% z;8;y?bcpvnHYkYaiDo{0z~t9K>*Z=vIc_ZeyH|DeC{i2FkZ`-unI5{_3-QeD{xv@5 zgD@!Ow<@z~t+{+E$dK|?&8{>rTV0QW!ehdf37EXvZ#2V|Js9ELozDEF4xMqVI;z|U ztW5gi4t&XW9v>Pu^~rOOO$KEf2$|T28bxQotjx&JHfvZ5UV&_3x>Jx)=)PVL`KGm_VoR!)Bp#Gv!a1ItlqwH3V z!W)z=su|QajlzqREsA{G@)DYK25s(Y^cG-8o0zQ(IxKgLiP_G9&R!jBVs00)Lc{1? z%VrgDgvj$(Y8YO*Y*A!s$Cb!wFzU+Z?rQjeA6R)I`){C%jOwX^v!Ydpbw-oH%g*ME zCrd9BpDh>*+b)!tje0PkzA#W&JiPL|P;wYCp#<@4+A7;dTC&lOZ%4$bo4GfVqjjrF4y0)aLM8JV8)*HGFOs%m1K!w)?zhv zxhqXWTpF>4xx$sEF)oc*_Fw5rGchiWSYlu0N;4@g%|zD0k6dXc$EBIXX|8sqnG%;~ zGN-x5m1h6AG-B0#tt(AkZCs-LxuENui2_3~TeXQ3UGGd3YYNSr=muw^SX)SPq8puw zVvV7N6W!!Y6l)Ewoakm}qF8gF`IzV5;!G504|2=(R%fC(gQyc7>BrIW0pI5_E!U2H zE&9V#Ms*n(23-AGI)=h@*pAzUhb_2Wc-VH^g@>)SU3l1D+l7ZMwOx4FM%#sl{dK$W zNLSrHKJ2C2$A89#t^15ETlX28w(c{wZQW;V+`7-$x^SnUtGcrj$ zqvStgWvZ_A)#()apbV`rwbiL&wH4~CEJo{51G&sJ+Fgiya`2kL;Y@^~Jz4V&HfX3w zD&W^PXzZt8DnXk1jnV{GRq@wpCglV$1d=&A0MdVU-ZTZ#~Qxx7F`5+3V zEny~7QJX@hzAbHu!>2?(R17}HWj%=E(~O%{o6?sZPs2HqU?*|V9Y(23*;GNgphZQz zn)AoStEP^NS95-6ywqVK5eP{a6e5=*{T0fCv`1@$tx8!bI&#z1)RF(^)f&V-QM?{C zbrkwmZ~wxc`S?s=U3Sq@oPWdzncP-&Qo%HCD_dPKOF*o(4&DvAthaxlcdp)tF*H&CJlB?Rgf zJJu@>_3EuxTg%?{W}8-rfK8q~_ARPfZQYm}wB(z_QyTGy>!dDaog9M5Dis2i3{;_? zvWTq<=in{0{o=5>-KqIgw)Z$lt1I&Zgf$Mb&PMsMl&WznJ}cT%_ynRMq^ziR1W-p* zCoO=~@tO4}guu&iHdA`G7;7cld(wjK$*Fjd@|1(L)j+$~Pdi9!D>72yk$r|Om-lF3lzdRQ-?@Sz1c6jGt`m0ZQ-4A4xE7zvHFS9tJ zy=3D}o4@GWJ@d^T#;)--o6hteu@tV@!l|t{DEVikTX3MzQ2`~B?2ryQq@5N5r3lm? z-(&%COtha}r~4d;c*^#cffhOk^0ul7au(ih(Bl-k1gaKvt}>XMg6+ zh!dY|{-Y>YNcJtE>}^fiLCtwaNLtJ^e8<^W(%78dyl^l|$6Q zn`E-1wQ10^H_2$(F=7iOBKIjQ4%T|z((>a^qnv7@?(?4PIZiWKw>RXq%IPNCZ9i4! zCCeEOFw=Xu+3ncHoN2T54wlE*vuw7(!SYJxY@2O#u)L-@M>Qa+ckqsHHiBwGV}2Mm zl{|whPCgpWA(EL;{h+x)>)XSivfF`?uD1gtHE#z-8Ya*7BUXNPe$TRAo@cmil{~}M z200DWKx2B0i7q|Qy~ZG8#;sa?e%22fN!$c#l z?Lii?t)pq0dxH>@9Mt@wkcyjxJsd^cv#&>@h0AP#P;Y@QK;U6#184xQK-R!#3t!8QK->`f47FVi{o;j- zxKPWMuvw*D*wLs|fjBj_ccoLCJ+3&l+2@E04$s(edY820#UUEu%I#QgoB5I7@Y8IOLbuT zswR~b7u3k%^?|fmO@}@Hq*BmUgiM0VFiqqpNVJ7*jm~03pRzT72b%%vyh=1eJ%YvY z9#_J8O1Q+8GJIl#6F;t`4Y5hXhc`F`2imgM&e?q!VM4hL3b`TF8}jQf$)j z=?-=vT}da$CJi6-;9QX_>6F-{;WHl`HY#&8-u|&k!^e9#faFSAR~wr)@~jWXlAMX_ z;uD7t{%}~ynK<60>Y_Ha!kIYUs3MO9aj?mmINq!x&j)ed$(cCbup$o&J^y%T;&{`F zJUR6IRnElm#ua&thz~hB6UUoZg8MeVM)dTgT8!=s3z%lBX8fL z;AVHQI`d@EEp8f1X!D&|l(+KqMkdq9#ZOhjXVa~%Ej9d`M^<@-p_S_v`SN&Kh!ddq z`4x)iua&2AGpbyg(K<_kb+r7u?w=^61U#TU^Rj!&oK zY{+!F}F-oJbSg<$eIz z>l8ZKcytK3C%4ChfO~3tYzVj~wktwlqPbk>J%E)VFv$dXLVH{YOf~^tkQ^TZ##3W@ zu^y_qDg^d7au74!6GEWQRHc~ao){raU5YvGNfE+Orkvoeju3`6<#X_pBZQ$&c?jSK z5yH@?eCTsZNHoni_A%uP3{Ru?Gzrs4b=BZai|h)-g+9THOz-5mcBV0}i=Kc71udV! zxnk~a<;-c6i(zw>W^F~NS-TaXrtDUPny*_CYO-!c1TQe8dPk)SUR-2G1g|kPBZ7BI znGwOu#LNh6kxA!m#l+Sfj~U|9#MZtpw)%Lv5*q7zVI`T~1wD)N*>v#KCVVp{Jq{!% zazm6%)dw4NI!WH-#wa->+my+vo}#m~OLLROsy?H$bO8Ql!KU#oOnp7`g~*(}>O?`3 zI`k6WguF#0X%b38y809gdB%Q~I%4KpdSU2XvdAeI32X)2egb6zQ^V zw^P)|r4T;s4u?dp{KcW%JMH`_dt0MTwZgsq#F4#=7H32660~S5bD^K!17A2{F;-nT{>Y7Vq3t#P#1p?KRJY;N7MpF@-PG`+3 z*VAXm34S^Xqlh{+ipzY-Eb)&#?=vQ<=0`e8Cibj}s+p3Gl5MSvqRCeEIUyY+lUg4I zNmBZ(k6te!ESuBw2CXJqTE1*gFBoJnJPG`{i5jiUsIatmoz8pn6 zQ^7~PBBZp)*MbRNrWJ4D#<>>!=1HEsQq!Jr{FhSHx_0V&qT8lZ`kJ=%b1YKCVhP0K2V2}fVII2a77`{h7!HO- zhQPs4^~8&JgA4-+diG$(p^b5cN|Ym8A%wb;T3$KjAwVs&Vga?>asn8!29tpN?I4U= zpE-*lA=NT17Km{xL7%G|Oz*)8%~?b+)(ldSaD*8I3>J~j;%GFXW#Lva#H1JX%d>2> zmREzm{8|bcwYIr9d+{a!8IhqFkIhm@YXw@pp`iYt_r8NzSn@ zPR-zCeslz2g^N@3a>>!-|CRKzKCTMhTGW-p>zweCl1y+Wjjq)x3_c$l-YVy1s8qIA zG@+Xec8nuMxJlJ72G3LNlMYU{l2M!#R{oG&>i?ID%Pp5d)gElS4@&Y*{12tY^(_>q zuGDs;G&bs77Z`||^h$*K)rAJ4)?^Z)E_IQCsQIu&s5f0~AZi{g5$Z^n7>HV}NQC;( zr3Ru_DH5UXbD4pt)rmytWeArWh}y}O2rWpiFc7uGkO;j6;YtGu))tbXcOYD4GKPNX z4G2Fn8AHMJ{)4Mc#?Uam{NNgsF;q-%KDgFo3?0*xaDFeg+E-QQ$*{8-bvof);2#1b zQ|_h!qXx7{u2w#3j#G$H<6a>qvN@@0V3noj5ry(mQ;9;1noSg9BKx?p@~A08p?rdA zLqTYJG#w1r1#{XST?g}wf;sV~@I%59G1bj?_TuvsDSF%R;XU}Q4!*UC23dT)l=v7S zZBf81AC65x-yvnDAjkD+IF?W;tu3jhJb#p_tqC7z46b;s8o5)};TBC=_xAB58AdgH z+ZcV-MTVOM}8EM*1ZN)@EPEORzhs3)Ijt7}4l+|iK6zq_QED$6szH%znRb7L|AU}Tc zAaHg@GkhFia@Ri?9EP)_W(Iu9ATYfzOrob2MyqS8Yqq0G2Od~mPu^h=mTLr-7ZZcC z_0?dhlMjN57l~btnslaT@aIc0*{iO_xPqXrne=M9OsYFi-{V!?h>--LGkX`#UDTh? zerHLpZ_bfPeD!MI5lE5vZ6Z;e_+6s7IPv>LNwI$lz5S_eMi+l32cO#GR|Pv?G2D{M zHZ^ysXZ+zSg#mfG0ZGGfX5*-7Uy$)3wrVVy4qoRo_`jR`I$ZQm-aHiwu_e| zBN)~vgQXqfP|yxI@s$-{Uni|rZY}Xpz|iRr#%XzPjoLBMT0$eu%Q zNzrqnT~PW5>gb^&C;44=dS)^=V8;wqnYqBm5L_{o7fl(5YE{f^Gt@#AZV=_3OI)G) zHi&Z18_IjCg>q~Zx;|f!h4O3^W&d#K3=B+#bl4~gzktC)c7s8Tlzrh)+8HjO#fd`3 zi-;>!mx)5ci-*$lzXJJ968T+1T%r6XiTo}d+B`j7C_7Q#%Z8?BWeQ+;?GM%V@}abs zFI<|d6HgYxT`?3}RE01h+f_ruFAl9SeNMzD{Aef+xu(MWG~dLWDE8{1yj4>O6a`Wt^A||`7z};r9gfSLcZHX zcQ2Tuknnb@NyIJKB?}4f;F?5wy9J_TYP~xdj0_VtC}jKzgOPE<28D=s5x9SWN=t`y zH)mK|0F(~trwkTSj`T=thGtu6BFBap9m9EmhjdiowL`Iy9Au`C^^qQWpTOj|1Qq7_ zQN6|ow&u#ej`kTI(DjW4A3 zMppaNLo><18QaQ}zWAA;$xH!CdYg4a#Y{h=x|E%t^qcF4cB`R+_x9yvzm854icb9e zP+F8r$7<&z`_cor=DDrb==n0gI5%1;u1v9W67bDg4 zE3rms?pb(bU0&5bx@?H_>lY(zYdl=XuZ(^vgzMwk+DYVBUJluY0xWliS3eP?lR3qD6XVQ>0~i|7Vn$6PiqYbMJtYoBGm!}rG3E53?RJPh%mwG1JEX3V*ui%Mg$6$ z9)LdN1qL8YC!&P~%MLJ`d2!)nf|`9K7Z#v+g%QmwvgAN+TjatbmJIUzvshR-!C=LK z96uK8ia0K?h);M~0Sv2#sC>a<19^SQOA03wSn*$YIROT%g=jv(A_Mts<)ws^3G&%S z%LpK}n20owT3aBO<>gpGfS`3mgiy;05J#6|@c@FB5D`MHC_o%jE)HYS>LEg?#RQ0B z%W27gOnBuGVS<$epcUn`UI4_)h6ofaBLJ-|=fwgjex?wi!bJqI;~1mIx-LwN3&4(N zjB4k?gj)x;iZObq>%zqH0oVzQ(YBEb6N?96Co)ElbX}NOIsiL~F?yow!o

*y?gx z9)QB1sP-w8-6@!pi6O^nGl8l6pq!i#7>5s1`J7TtO9C)IACeL2<+ zh^G}q1W*eK5I2Y4Gz-Y6s9G^2pAj{ z4X59c&>-Q>VM4Nr0BLY0RBH)T^Oi6nnM07U(V0*!ERgWla3kT%dkd}t@56rX7qyXVZQsN{AM?cTe$&C1@qZZEx;9sU`6~0X*-;r*~ z%4qc*RUDCjMG@&12SLYRUR6YL)(mw3EX;%UKVA!nY_miT?q-VCM=UG7>eER)2 z0nuRz+DdD)-$nrY)0%uP{&!J?{153gD2C6&|2~S4EolfZ7+=>A^ToW_*dl4(&>=D| zEhm=eO&uab(jb=TEgd5Fp+UUheOrgr0imF7EciP*q>cy$5HE4x)gg6AD1i9WR)5kV zbxbILxIx}iP)jq-?W00tuK+swPyqPiJD1_mS%%F4;W8XDzK;R|mP1pIXfarl1KAQF zt+QshB{_N+Ej3#3NfdP=QdULwvK2DEJ|_Nn8Q%~Sf1-?UjEO&4#!rliKUKz0iitl% z#^b{fx(cNHXUq60G4bcg`2AzzFOcz=5V{MvSOIYwyi5UcD!ftwaXP$O0dY#aP62UR zyioyhYP>}OaeBN>0db1FQvq?ByjueGahhDCfH+Owr+_$3KB#~=O+KQ4I88pTfH+M) zrGPk1KC6H@O+Kf9I8FXc0dboAr34z{H2IPO;xzfH0^&6JYX!t<@^=b|)8ro&5U0sE z6%eP%cN7q($&Ct#)8q#Vh|}a|2{guO^3Mv0)8wZLh|}aY2C#33sRq8GPj^zawUcQo zvwS!?VaX&dU(Q3=(GjL8+igx2#JF;d4w=&h?7O41l?*|gTw3KKPq5O!b6gl3NGqdh z)Hy*!W8_NaRO(>x$sv(42~p3p zhto;{^~8asZX9Ui0a6`0qREPw=A9G4GA)NXIjZ@&5f1M~SKkh(W!OeDy7MAn*y0h6 z-yw_bfRJl-$VX2VsJVU^!Cdmu!xZ8!h;Yq^s?k0ymY%c{ccJ2v*{q{jdZt3yMG8xI zbXXY6#@NLX%$AO2WA0kPwN1nOMrS#7Oot7xi&DW)=^5s28WvM)>J+!@pu5^+fp_X)p?d$s zMBNpq;_uSYxSEpy_k?IW-sF?*j&j@9=O6z^4A74LfDvoFB4bwHVUG*q_w(unntKiU#v?<`EmNQ>!D5ZldI9NGwV#$)!5=#!E+{B(2kyW(D8Y{;GkU%D9(ug%t5=_PkfWz&mFYW zmV};vrQ;5n<%z`?4ba&j;v~RJChBMq8kJyeFPo@C02-KpzG|Wc8{{1>6YZPJgD);-{yjvvINDpd>sFC8uf5>7j?eKeA zsOvmzv9@umHhRQj)kbJ&fXY%HwOFec1kL%F#j0)5AYVFK%T4pR#ai8kPS-N~gvF{& z(lB2o?~@iAe5f*j1Cx5nhAqpcleR3y(>8219l2hHpRr-9?dZ%c!_V5V)p+El8D3|@ zR_oE}TZY%$u+@Cz(HVX&glA-%9iE1BC1d+pNOlIB3rf9o{#<1Ea}BdRjIbNZ?-x2~ zwt;9b0)MH4rv8P11iq+)UERr!?&S2?(cvW>&mNk^7i<}HnEA^(Z7+uCe6LW!D<*2X z6M6%fKws5SdodI$_BR4e;ZajIg*CF;tx!!M@}#BZZzE)DEJ;ht-vuP<6HC&n?e`Hf zK2KV-{UIPxo47oAG4{uR#2$jPI=r@dJ-|f8gT0<;&0$w4`;7=nQaVvs7SJ~XR8-xG zqWOWo6+vTjMTY|Vc7Te?yK<#20Q8*z71g2#(DdvjtQGeakncuFD&Hp6K=Y@76qT|` zHfZFzF+#fYR375JfD~1-@)TVfdA=WzXip2{{HWqv8KaL@;Js^^Je>@4ynv0(nXGx6 zj;FfQO>sCG>hhgv#t`HVyg3dhYdzY+lQB4(>@gPJ5`*(5!m&DzS#zBm7dCmEg_DXb zyP#Luks?pfaU4I2$z9myi8@Xvyqvj9`#ed<#X&A-0V9}zFax?uzr=j;o3m0PvKm5H*$LTPy6PHGCw~n(S zoeiZN(NFaRP^2q=rm3!LbsTdRhctn!d0o)$&8=M-dgW4GtJ=WVA2z%Z<>({74vw75 zn^CT^9gUR!` zVCncy(O}{CT)4FOb2Xg2o(q<*AH7k*5J31mH_Q!wlLR4=*)X$Y(+_Gee4EV%uI+7Rn_KAUS=RO7Pq~eEG!WBA zryC#>dRHS|5C14n@-7=g5|5klrPGc)v3Ldfo=I9OLY9-+_bt|36cQ_Z#fKI<*m7^P zl>&Nm$PFuk+#fk;*JD2+%@&Jx?;#1De5}!S8wW3b{v-sOo%2k#cu2dI!6Y81V=ZAl zW+knOA!J*WD`X1GcjkRJWSHrkX)euVKSQ}k2N>SmgMrv2g=LdIj|s_cnx2?s*v*d( z$ZQ+Enb{yCoqR<=(#Mc&RJs`|er15lnV^xY6qL~80<=TSqzqI_O6Uod{E3ZZrh~sf zPdBCp`48MlI!B)s&{ulYKJ?&vwE;Rii)hM|P1My_#MktmqN7fbKOcIk0lJIlS-@!~ z>dckr0B7i^xqriT=RS9)0XmBp-SaFHbrmoA<~cfQ?Z`p%5CO_R*8p9`ll1{T&qN)? zll1}pp^jR6d|Wz#7Z{+Uc(#3@7n-PDJlj6di*?lAH6-;@@s}8&UA*XdKrb~>t9a4# zfL^Yn=02p@;H2WOFhHw#Q97Ylny6X4D4ozB>8PN06CO9}oGBx>q!^!XGDt&2Nz(quEgI?M_)-0>I_EB%*EByi zNN1kBv3I*hy8Hq*%OT?(I_E4K4jkm22I(pr{u|_78tHHfv`-K2Zk==owLdoMHBg`L7HWYqKSN5BMnC&ize;~oiodpMHBg?K^kStqKSM) zk$9URzGF-u{Ug(abvkD~8{=+E(}eW~XiCYTm?k`DqK23frRo0*I%+*`Bb28JKQlmg z@jOlVxrsW9=V`((b<}=>$HkLAe`S(R0pPO1zG$&73E;EAzHG1#Qce|KF-eyMG-e>z zS1s0&FAW-CHyEt#6M4)6`D>GONWg;@*xy*JEdh^OV1H+@mS+@$Cdl8Lq%DCMHNpPD zVl4^8unG2cgEjr59JN8dVUm^vLIBe2n-*(IAOs-xZG$zuq!fV2cTCchKng(YyB2Fm zAO#?HW5^boIJ~c6Zht`&hYxhl6cV;a|7c;q$si381<3EJ*{qRHXTcMPk95vmHcuS3 z7^Jgoo;ZB0kxowmmyYUuVt~%l;nRVBYND><;naa{)lmmX0}8-x2IwlDMiijSN64jQ zdmb%bSC@C>N<#|JV|3K^5j>m$Jk|gm#q)RubcKo9#q)p$^f(>09E2E50UmFFcJX2~ z1-i;at>VRS3iL!BHNAr4cskQ2B9HwN%g_W}K-pDzA{CvHmQLQ6>~J!0;U4 zT#Zp03m6{!&(jz+H4GT`59e!)n!*JPdxjrsjPi(zfj5TC7if&~T#A7g26Lgt1Rh2~ zXgoj{>5!>uG#j9cb;wXPjSqk>(IG?EG%x_VREG>@lRW{tOot3@lO+MVQb67K&@+DA zR&Nq1?Ss-n)3Mcu7&s+KxOR`pYjQx(-Xwyb+J zPSsW8*t*teoU$&BV?TAT#wiQaIQCU*HBMPsloS5yK8;hB7UhJ`x?kf0Ym0)yZ#|%c zt`-qi_n;0snnYUOLptba6KQ=9>!71iqy;{rgN{~_R`^&H418HwX_An9!{Zuf*O>$) z?g@>vt4#6{_oT+zH74p3ykV3Ryhjp4B+Z3Ryhj)@ht+ zg+e^y)@z(;g+e^yp3^wX3Wa}IdBB&Wh^l9Zkn?*bil`cf2>HENqll_o zfUwJZEsCgG1qge)4N*jyS%9#k`*jpi78W4v<9-uGlyNBpO$Tv*8%2~|DFlrM_%qS(>Y%Ek4w4=HNe5Lub&#xSqYkRdY9QOxdpf9UtbuG< z@9UtlEe&M*`alPjg=rvL*(M!Sb`}MNt$nD2%G#o!u(-`S7}#8t6n6KKLAu&TSlr}?-r-=jzJTOC_x;tUF&|I2-C z`6+*TA;B>^5G;Ws?+G~8K$Q9-?+RF9AWCl%A!}Y~AWC5pAv<1WAn8L?casox$P+Bc zkcZCUooGRZMC8g(vLHhye%xbw~`Qj#n~wqq`H)Z=u6H{ zwIJ1BG0iYL+@na=S3-eyPnnuCX-2>ZxBW&VAuIWlhHN6Uh@Kz(d*9+^J0@pJH8k5 z5)0D56q6;o)PmG`e$jL+(q$H;-fbixepqz51*r#M0%F0hj6kh3gSV0hf?fR8g1~n~ zhr!aUsc0|6ly0ewb*OT6@M;8y|DBj@Z_KCM3Rdfc z*CI*iBOv+KTxMFT>)@DnAvKc)?E{O?@@D(scL<-apu^Wo9B{%K48D+O!u|6^sA6gEkF?HN^Cr4m#7CZB_GE zB|GT`{~*mN%A(}Y!8F-j~(@y!BB zyoQv%Ni__VePS(;HPeIRevX;(xmVCC8wRFbw({r4xr8Az#o$F*RolPX$InT*j zI^&laUtqKKaXP!u$(lMtpN0$SRrwiPuwI z=44HsiI-DdX|oM+I=jlr8ag942zh_xWDT8>>jQhWlQnck$IrlC<75q;k$VJtt&=r$ zCcmHVIwx!BOimqcjItPL;d9kaO4y0X=iX$4YBMDO+2`JDgK8s7fx_qBVuNZkOM=qp z-e!Z1aqW7$lQr5EDkYzLhm$qh6)gGOJDsf2u3*XM{=~@|?FyEB?p;pSXjic0bMJPt zM!SL~pS#9pC&uaQUMFkmjD7A}Cu`}9eeQiu*3udK-20uZr8D-q4>(y%XY6wybh4Jt z*ylcCvy#ne@3YI9Wqy(&zrn$r?J7KKGYV zwt;=F+Mrh+Qp|IIWrJ#yJ^5RSZn@-l!8GGHgoUElY_PTF7SxaZ^b>DHamd@DgZnRl^#X`)I>OD7X zYEAgv_ua6mHsN?baKonFgy-GlhE2r@*ZZLxHZ>=F?`Ah_s!llHKRe*qmDR^?*ifBx zzn{2aLv_;se(Ht|)kz2Z7dLFEPI}<2ZrD(rbiv!)u%SBXgO3><*=uNI9~`_`Sb0q0 zgpYNQ#@>K@{qPD0X-=kv7hdTgjoGyH!mAu)>_YGaH*7R9d=>fO6Wy@U#DK{WpX7#( zCI-yU#NDvb#DK{apX`Q>CI-yU$lb8f#DK{epXPvL*Mq0KVM}%Fj?Zwzmg?9apXr7z z)v-f9%MDwqV~>2c8@5!(F8LfcY^jcY^7#%pcFFZaH*Bg-_~Z-Ru&FxXlP`3`rs{-G zzQ_%msuMo>VmEB6PWa?Y+_0%S;gc_Sz_BZ@E8MW5I_Z-s)xSV2cFgnARH!x@UCd@I`@2^iUvb9@?ULAxO~C z-PD3d9Q4P`p1zEVzm@J60X?&+BcGg+!Ml(w=>z)3fX4TTr0~UrtzDhj*t}md=QXr(;1I9ZCH)q8qCAMTQ;l)aSi5S;B6aL z+hQ8bp8XvgR$F5l%%>OLwPCfKjKaeI{>g^bk}?Vl|GUwKgJoru7C!Yo2kmM@@gVtq z2kmG?>H9u#(2iD=&To^0b~K}OXdgOgM?1=gr<)zL-H^&BeB_|*mL##MD{gVnc2jcS z1^s6SZMUU*IQp?o*Q=*%L0hueB*`ZZ+GdOCdJV$2e%CEv48*AM2ovwv=KMy~3s& zjJA|w6TQ+w8*M4YCVG{mlW_1!9ONqC;7_p70uKH}8#aWXPJn;B+^}KGo){(vzuJZ^ zb7Ghr{K+3WOjzn=atsuXfNzTS~Dh@9QL;P4f&MuWL0HDUm7s^)_3;#oyqd4LQ)o z=pXs`8y&P|Q%sYSzsW&cHpMh~`I{ZIX;Tcdo4>_Dn>NKX`}tcPv}sd9Y|{3R9kgjv zLTsXMbI^uONwJB(-9Z~RCB-KC4hLPp+285HU9AbzLhe6t;g05%?*1+p?r2Zy6UhB; z7w%|K>F|H*!W}J2y#l%4pyEAgX*M-}Ss+|5>7jCyIcWC5(p93%8 z_V0J$R;vn6gxnu+;Z~~#j{iXyZndiLMacaj7jCv{==vXa;byB!CyLx3ap7jGhR**{ z7jCwy5S?u1F&A#MYQ+6N?!t{$m7-JbPdM-b1Hh9m+-OxPI_3V1#PR)aG{rAC0z7N8 z1xA2%4%(1|J(3s!);nm+xR|FA;5i3v*%s3@0zB`aP19nSM}QX`v}svP^9b-W2W=Xb z5Sz69a|dnOl@OcgUpQ#PtfbgP|I$GlRwczI`d1FRzzFc73wO09ObfZcC`>$QN-Kc5=_>Bv< zTa`OBa{sLZFE9f9?*9<>USD=xNxI*^ah-HW8kxC95?qr#_pMM>Agfu0LRS??cE4ch zQ7@whjn>j5yd}Ihg!di<2!QYaK>!2@@4ffldq5Gf_s$(I^I)xE*R1o)$cX(#d}&Ue zb3ELr8oUUi-}G>!YH5xv;6)Jqwufs~^AX^Vhig@%jY9Oh9UsEA_#vHSj; zaCbI0X`jxHjM4G?IkclA4gtjO@6cArcsS2+AwhgMp~v@!OCNcU=kN9o#{e9NYHX(uXD#Y7+J z5guBaq)5{n$kB97R;22Sz!5pEAmO<+$W!+O288`XMbj0j`++!$IYW`U7pNX0e^jLE z1D5CPf`o^!AWzi;lxE0tjv|%*p&r`%Tt!+_E*5m2MwLn|(}e{J&pJV-#Zzs?n|vV! zSkgrrRXVX;7i-iARph!vqe>~3>+%AHhl?;*BUO>>3XLkQSgtEIYQ!pXU8PZ_7R&Xg z0)?k}AXjUKT(@gfsl{^Lp-^qC!PICBcWP9r#d6*KZ`$j-_o?sIy9pof z`L?O_hnmo^eq%6xw7zGnd;}+COONmGVQBsT{V)H|zy6>9@~;L?=DL@`-`2G?)j5w1 zVQf4M>|<O~{7}Z5+UXXRLl-9_hb7(C*x1smLsl7nk&99}l4(q% zy#sE7DL9{99M!P>h;=@>IHurlZRC7zaa_YDGCQ?6k>Q>#O_a9&s5d+OpCOXpN_%h?cIlgLZ?d^Se4}5qZ(z)Wm?pYD6Ip9}4Tp0sp0_y|#H4isd z4jVwL0DjZK)$<#nOrmc&w3kZA{I)}TnS{jeIJ7#hP$uCK+q(|!9a=(__Z-?ex^xN; z+1__(bAW+d!c(>n99kV?DDNQtBSxd|)b(s^Z?}Dg0|e?kW;FKsH;sRjEDjGw2lg4U z?JyDT&5ez{T6;Er-;|6eeDxK**ZEvx4S>dw5yD#>FERvQpw*MzmJd+4TR~7g?67BR zPaM~duiN0)ThmjR`J)RsgKrABH$1NiYzqsTQG7S{ZAN>-6Q*DF?9Ev;g>HC7~-s9^YU|L_LuNO@5Lc@M2xb}{3XxDLR5*9l3Ghyvt!+REZnvi1I zv)aD@77x-HbVdc`gG%}-(u_$VbALsu5eXc{927}Bgtj!c^r-9IjE7O#K-8MyQy7C8 z-@SKxC677{VSMlQuPS*|YbfK}zlDc~n@h5xqrosnx3u7bw^*(Pc6%QnFS8*DO)ZIaf%Y!f`r!zQEI zCSgg-Hi(8YhHa42$|IXQ7^}b?jAeYv$>XsEV=vzP<;vXj5H%{kKi6 z-jBbA{+yiIhAI|&b4q4gdiR8BZfw)%RhU8e!GNg@E=S2prZKdot__}-Z*qD7Pw*g# z85wSZ#q(1L?fYX!d$l#z<1_7EzQKQHW*E+-EAY_lvoc<>6rs~+XSQr5VuR1gWcMDW zD-qjnUWR+a*z{-uNo;+o>E>s;spq%t9d#Y*Jps@yHQWNh_DY{X$(@`!ZD9uCw|&#` zBy*T4inb_oy~E+hOgZIA@Zt=^5vcp${@&Q8FRdt1f|n8eHTF6l%i(O;wPI}FzUQN{4OUt}G;A9PYJnpcyfxI&0B7Oq zObO3^@E-)+L@ah`@vb>ulMy`USV3?U>1-ScnpOGx@OwZH+i%|9!~Mcd0U=NJ#G zkD~75m^r`$6h4LcJIB<~ouFV^`#IK4mJl#n!vh@iPI<#`o&3Qu?_3uy7odcL9P>_c zgYg~Wn0FH;nBHNIIX6(^k8>a4n7uQJ%SQ8cRB)aS!Q+kz&JiLy+;PDuS%<6!tA$EgfRt7qC z1nefqtO|7K1MC*ZDyHJL;5;3|RNN7qBSf5vyMl9+h*NP-aE=slD((x;(IQU81HoA_ z(o{SYoK+)D#UsI4Inq=-7M#^1O~tdowROPJwWH!-@mz489$_wC2+q+X4#rEtIeNs& zcqKSTk2o5y1?T7yXXB0FtR87N-U`m@k*4FF;H(~LJl+e=>XGK-gWxI#q`w5MENM&zNYLt%=47A*tuSd&21(E= zlO|!$`67opOle;b2N#QGD>h(k~Ar!1!omW zlQKqdR**C)V+CjRNRu*7a21m>UV@$?VNxbY(2*og%0vk|n#4(&Btb`%csQ9XK}VH1 zDN`h9Wl57VRf1NRG%3?0XoX3WGF^gJnKUUg1K9pu6Mn=U|66_$GRv@@K4D^J8`hC1 zPR$&{Ix5Ab zRZA@FDHkSdsf8Ws;&d&uu%lg^u;mtZ#EVn5!orSvane>=*vgltZIy+sere)XTi6Pi zrf!Xet%7Ot)&;m1-r+Bwxt|&3X%?n!J)<14;+$<@l%rCdu#Jpzm*}*Yq`QxnYn^Hoz1 zZ+SsfxC}j7U>)^k9NzpoR&ZZ;lyP{Sf4ty28p}Am&_7Xdke(xJoP?7FhUvK+UFn}H zI84vw=u-c5!C`tX7oKG(I7rWFCw!X-syJIBQZ^n1lfUn%ScSqBSCl|-!T%>bVeT=6TtTj#55feTNB6+ zjKnk@5}OmqkBr1L9TM9U$WM%fG_3{D_yG8sftaQxX@G$2`|s&EO6`tmT9QTx$bO8( zG%ZO(1Z00kLYl@3!jJ2WF{cJ^k#Hs z(1S*01`@Ljy3gp$KuVTD-x-schNiaozFx5_a-6XlsfR}(HA7xAE;I0Bs)iw#8K0RJ zharENn3-PfO@G%phllYdDX4gwG35?uGzFPmLMK41 z=^E3!gf;-|$Bgw#Z$!tW;`dU{WCb}~enB^b3Q>|tQ$WCotU=>q>J<--OBY<|Mv zcQE{(T#$*#v0Ck2^ZhMrujF}=&slRsyyq$k&NLhmg0gkxko`-v)Ge+ zHKt^XJ^6da%6oFZg3K;MPae>i-eu^?gBdI7$wQpbJBvMeSTJf&u_uparm81TBn-Yc z-S5ehnJDeaQ<*94$_2jyM^=#;X zyFu_@d2t?}HQ$h-E~U_>40SDqwq~eXDYPR)e=3E3&CnO6(4Gu^Sql9gAo!d(`~9Z) zISKY`{2v9zegnv2hYO7T-i^hM7a03(7mJ-LF!nnp7CT#D>_-zVcCo=a+SrH@b%xB&=(3YguGT_k~9k9ITMf(Y@gx3J!(xLApUavH;ub>(V7S-!GUn ztj?$cgZ;LDm2R?f5S$vo(FORIy51f7(^RNnIKqr6IQT91`r_iB2MouUu?6^-GBO@V z#up@lJ$t8Hvn*yK>>rYxph>TT;*n>fVVxd=nlSDp!#Z6AWg$Byv%Tw@TUyg7=4{g^ z!>4M}$rhIYqfRrd%@zwocDiA0wpbXlGYo6H9t%TuX2Jdin#D>>F%g_qfG$Vzkee5| zF7Vl~R6{DQzO>-}0?(GWH#&m`Uqpb5vP_dsSKtXGvdax?y8_Q5kzHX}+Z8y& z$gUD>2YhpeU4Yo`YYMcaE*wpa`I7>jvQh)D)u^p1_3t{3+M-hXuIH#%6U`c?x}hNd z(*7NM&b2t=6}nQUh;A&<60#VIUkb9L{ag6`tn`*$5wjSJEkw4%M~FN3f&aSC+I8ym zCG35xCY?pa<;N$&wi(v0DzbRY+-_LAtjOX(?NqEAwJT24E=`tXi|nt4b>q_6#csp8 z+0t=#k77Ntb3H1%SCf9WbX4AFST|cbF#m2?HwT)T1B$iY+^G}H7i9Z~Cf#hIZGk;# zST9>>Two6w*2^|{+!4h(XGPKDj%w1&HhSDK!#deUk2`KyC)?<8ClzZS>*yLS?vy6I zY$JQxur^!r8CcshhPBxyOFXAo^K=I^E&PM1=QZhMo80q)VQsc#OAz;>VNJG$fnHXu ze#irxHe`E6lQ!GJYp)vCWLvoHHN%>0sW4ozn+4ki{nmf39PRd&0&T8T7P{?ijha*m zMYFx5QIjd5=(YDG>c%9iy|2KMOwnl{Xw;2LM*C2sZl>h3k0t7X!DgQ*(9e`y_NhkQ zOvz-QY1B=C=H-P%%Psb$0^Ll5!@km}muWEA*BbRQg;oWn-b%FGUf(Iu%QU*{dyP7o zMsxk3Q76;rt)C=XZmpjc=w%w6weNpVw;158h^F*UeQc)5So>+zW}19;fJDn}b)W*B zOp~h)(x}Zend)GTnoJ8%9V*dsOC6>_n`z;w!!>F$Eev&pMop%LpN^EM{>THK1HeCM z=urwZnTFyK9j#HFX{ZU&F&fpGhMEu^CsFmO3p)OXOvfwGWEzUcm=iRrGL1DMI#Hu4 z(^wOtQwaS_YY(_4fdBS@Z)!_%(^Gok3s8=sw{x$r&{e3|BqN z6`2-I#H4GU6^cx&CP_RBuT-R)Cw=Y3Dn+Js6EW$~x<-&5*R>J*;3vuXmD3S;ts>pZ z>A1R1k#6O5Sp8X%Uggl=kmq_udKE!?1G!O<_E6F3%kX6BFOqXBhslPBn-u9)4)Y4+ zW<@%cxgqG5_y^9c^>gF1!_4s}vse$8Z1rzGgsO#XCQf^N-ZPiG|P)g0XEtOUK9gE^h& zpgKLklA||W5SUwYu%?R=^lFA4gT=liL8sDO(f>is4xu$=>J(ZlPJlHKpe5OcUc_;_T=ZaK& zhcD?$dw-!wRe3B2W4=_RsywENww*oVDhZOO~&pQda5$SyMy##gD zAtE~Y2MMa814n0@A0?=2jwxczpE>C5I5>IV|43Kde{I91>EhQ+PTo&~Zq4N6{Uzw_ zI(#SF010|EgW6EaKnZ#^gV+EL=AaWVI{6TRxiv%QLcF08^lFC21#p-Iotm+40URzt zCr4~s07ppBsTqe0z>yrZSTgca0`qFd5rlZ7C1`7=2?TJA1Z~YUfB=q_pskr~0>E(+ zw8fB1062kz`f4Iu_(Xx(nuC`>yh#!?H3usJaIyqV&B5>hoFYL}bMQL=r%F)Q98yGG zrgKnTM=5&AV6_k78js)?j?@CAx=W0G|*RHUvu#6<62q)1hG0Li=;D^gV+)5OY`3ewwm zuej*vCMwSEN%p&Ki!=it<-bVIs~m?CB5qQot(>M3 z$jyqhmD5-PxkZt-a7`ox5f`SL2++g(P zrIPDBD=6qcgN3(ypn&HBa~3&y(+dfjMJ{aTr3B5c z3*UL2KZmQX%IRkI#3`TUM_T+bBGxHL9>qb*7Wg=oGuo9I3tY? zf>j@3NbxgEISLkiG$Y+R+R`t?WCqJVRxoW&GF0~Qj5x_q*(VrclcB0lW&~D7OC8>k zBBbN{hCc9rnxJ+$PedCK@P96G;~zSjTHrjrbD#Winp`oi?ahMd4WE$FLFksnt&Fr; z0+;r7LA3U=65_(%DTuO9;@&HW`WCa7FVK4KbHa`@E&T(*n0cnPe^fAa@YAolWLoJ#f3UB1T7mO|`TnK#-j4@2o;8VeLG<7x!lLns)q_wGC?SAUaIAG8w>`uCi(H#1PhRpg>fZc$^)?nRMqOCXDB+ z5N0SL?JfALpH?aQ?8Y#GSgGhxF}j7~hZ;tWNp%wsdoWK_K}!q|+n7}C*8wmn`pLBGx=1U`7$)~B~~ z!iNW$c^QFg8wbKe_EZ|UA2STe`$f0f)qIO)wpw<=(Q9mxukn;tQ)Q(Fs z(%nX(c3hf~-VJJ<@#A=q^0JKJ)t`n!r!D7D7XyV(Tfw2O1`2Mrl0)4z6q{%jgIZfO z6nkiOhB`D7duS~oaDvyn$(-qsQ>{w?Hit#9IeyMa7YD)CSf7!u4uXxbAtT)^LT$0J zK%gm1F4PpiBm};!R89ogC5pKz0o^S?4Y4@^P;je`5wzZtkuC-aN^i|bSAztdw`HW8 zMxx3)32B7ux!&oMn(Pk7uHsclRlSb7{K{VMqFzT)cC**Js@GAG-`MNjlv2k6!M`W8GruD53)ow`DTe<(;BZoDo#s4?ZZfZ=i- zW>{-|=aS2_Ba*V`sPwMiF-e&tAsv{HE6Ao#%X~s(CVg7%lN!?pyU_oqC8iH8@wfBN zGOE75i#ptO3a8oU6lC%b_IX}oI{z?K7a7)C-^DC{n5#>YGRq%E>x!h*^2ZM=UR97z zKhEGajj8mb*Iw6{TK?#_HzlT*KOVO4GODS*bFcRF%^vCWxl^Zl=-7J((=|YA@E9-@@L55+04NjBDf|A9bnOT39by%q>B{|!j@zGMt@T~a$cN?~ASpBQp>qdG zN{u``(TnRpSV1;@>f9k3Q|lk!R2-@?wf?blhf7S4e01C&7*${2O)r0N+>r`0`3J`x zr7@jg2YVBPG>1;<@vFjGY6x5XCJWrUVnDnYe!(Q%h4NbfYZ+;WYnUB;GM zp)s{`vE^23Os!n(xit}ki*q=|)t8mQNq-WIy2ytXLK|Hx7<;>)P65_Q$VS4$|IZxi zVltv8TQ3+BhdOM7U~EQo0kBa*CK6o-{KBEGI-_8Bn*^id1h3mH7?V+Gy)6>bkwV*T zCi|FKri0PX)ym*%hFk9ewJHZ%B&APKNi^V(@_9rp6*NClb>Y88s7;Ih~kp z$f%pJkvT_9clgf8J`Kf{WpQQ^-hB~>9{PBeazR3>usB>7C8R0?2+yxCNl29j5DwR6 z38~s(+|lW;NGLt%TvSKnbyY&?$>0K_@wz6V^kKFFqVc+sq2|{5Z=|&GGVi8j%wmQi zyrn3;nqds@WU95jy-DpaOyOO@v?(SG;l0ds*KdKw8NAPt)YY;2ID!u{QrD^`Ia>L{ zjI?MZ&gc_D8en=Fx|_GU>0`}LIbqf>82vNB=+z5G|6DMBE4~nn--#~;<2T}K#-!&n zqC{0O7vqj=6PbZ|I>D#aS;BvzsQj8dBX2P0%EJm9{7#t%*w6cTc z{Dg&QW!NIZVC_RR_(SFvce*rTAzB%>_8*(RYxt_qH*I~sY5bcTXni1h;jiC{^`nUw$K@QZgwa1lOo7UIGqmvNMN+;Cd*iL-59vgzD}gAmk1 zhd_Ak1YCM7M$I!a=zxAxgb+F0CbJ_lkuBX*)OD2^oLl#$IPyxd?uvd=3 zU`|$!!B9?CjlnPl`h7@OXTvq>_90!P{lL+xF&L>pfA=&7qcrO7p2lDdLu-t|SccXb zgK><`oU9sy*$VXgkj7w+M%_N7F__2Esxg?aK!5i%1`9Om?w-bA5kqT?!D5Ei8iOT_ ztu+QqIa^~4mT|Vm7%b;()flYcVD%WRWN3{sSjEuVW3ZahHOF9W0mCn7RF1(qPF9Y= zdQMi2!3G8TeMn=lQKN1j(im*wXw?{OR-nIo8iOqwb$3r=u#KTL#$Y=`YmLDU#?~5x zot&*P2D><0V+?-fY}FX-=3w<0{Kn84W3Y#zwZ~vDqic@A{s`j_8r3y4!1p=YlPx%X z!fW3H2KD=ft|b1ju-iHGj?h61r>nqx8i!|bc$IL-!s&ug!g!rXsKSM9x^)D=%D$ zoVBo5UbqxFXJN0ra4m9y!QFeecl2(vm#+B6Db{z z9m01Q3?15Br#m!Mhv;2{n({(*2;Z}?E-zGv@O=yG@5L0CQ!F zPuk-@Kpz`amlvx;_=$y8d9gZ#pBFIxf=#7|zc8pyBIHXR{?fuKi3sBjp;s2xYaD3w z@YfdBYaC$o@V64K^6+;C^~)mXro8BKknwm6>++(@0X)INy1eY+6D_RE%N{^%`dnpDW=i51(gHzdZ8r`4)D|BM)C- zVYfW;@P!t3%Oek8%-|XxzQmwzdC*7D6-zDbl?QzU@G=W~dH7EbZEH*(zK+o~Jp5;a+6sdYK+fweYzhoM0PqG2 zoB9e5-)Lb|Ug6=J7+k}{HyhNH7hMiA-eO^0UUWHtw^~@2mpy!&g>`w^!*?*ahKKJo zs4g#7hcmUy!m7Mj9m2mAaJO0>zQ>?C3FhH@Ev%AY9=^}QdX2M(|88Nu#@WLUNVv+w z|1hXu9(njd3%li!haa-ATON7%VGFzEk%u2;a19SXW>B|0=p*Qg;}-VHgFXWIgoVBG zf`^~9uvcF2@Y4*g<>6;6>l8?10y&>`Xj>u83DD;p+Lo9+{JcZk8k2`#WONM=zhqEb zVekRS`Lcygfx!m=zG7ihU*X|bEo{mwJp4L?Yk2q#gPQW9%R$CBEv(CnE(h=}3+wW- zhu^laE-!odT?W_i@OuW;<;Ci7rtVu^8V)L3}lU{2RCy&;x0HD=cv>d?BzYrH^HIxT4(Q@=+Jttv-eF_bd~o_v8-Ps zdEZorc55W>o957NjpTjP9onstyzfU&*YLiXmUU|k-Z#sky&8k}&30(7#^8N(9NMcf zc;7ru*YLjimbEn&-nYP^O^t>3Ep%v8W8r;^9NN@ac;6CE*YLijmNhkI?_1{3y2k8% z%N<(Rn7wa>L+cu|_pRb|4ewiRSzROZzBLZ5YGmHGF4Hw{!2WDmod@&2^$xA_VBWXE zq4ip4@7w6mdabkfZBlfV_ieVUUn6`kjm-N_IJByf zdEe&Hwa(sm-l6qcXYaeH=qm5KWLdvP^1jOs?bb-% zcg3OI8p->vI<#9OdEa$T*YLg@mUU|k-gncXy&8k}-EwHJ#^8Oo9onlgc;8)4*YLi3 zmbEn&-gn=jO^t>3J#c7KW8r-d9op1bc;91A*YLh4mNhkI?|bUdy2k8%&m3CUn7!}0 zL+cu|_r2tF4extpSzROZzSj<|YGmH`F3`Q;OCb96!pDofk1>Ib;3H1&Ia~V3I6mL> zfsIDc+M~2k*f2G?(v81Mk;@hl>CkhcJH|o#O#>$Ve4P<0T zeenrn7P2$^JSS8%NP%vm!6yc5RLMj&1(O(}QQe2g28S4`QQd?ee-ges6@HR;qu zQv&Qb!`iCI27n!JSX&pF0I-t^wrkDNo6OnD(VN1_s?nRq!K%@lu0Ut0Kqwl$85*@K z1t^W)OompE-fTuzj@}#vx`~F-o2yYT(J*@RG-?%1qc>lpwpG*UE#zp$=q-|*S5h3k z#fo$)iletgkxoHz^p+~p){{nWIU}n_Z-pkEn$qa4G_0*EjovE5+Pc!{{Zz2sYL4Do z&Q^}zI!;!N-g*vJjotq(=xkCD}*_q!&Y zn$qa)H>|BHjotyn+Pc!{9SUqaoNqQ2KY3M zBG0ndy&})C*WDt|Gr%qK0t4J4FJ_>m$SaBH<`;RDz3vrxjlJ#_d7ZuP7I}jKZjm<` z;1+o+10_Y?4MeY&#uoV2gvJ*5fS~PdFjo5FoqG=Kj2Ph5>i0d|P8s6Z`42qYO@=-v z_|U_xi(qsdi$@;b&0G=yO+)h7!_$|_bdKbN;^rQ=J($Pdwc)8EzN z1gU6ohB~m(DwK+`hk3Y`DpZR2a1U3>1f3|E5gx9E3Uy-iA3R*?6jMihq=ze+V(N&G z@^Gb6(1>y$?cqwKm^wxumvQ(~6FN%iLa}|rQEI#c8<7a7qtpZs*CGWRk5UsoT#FQN zJYAdQ;co79l$z|}N~D-NuFDh;S0csK5ufVeN~D-N;?q1_i4<@;O3hF>9;KX0<5B8I zk9K8(ri5f>y1b_obS3b!T;3B3+7kHLF7M{crkFb78$4X86jMihqlYVz*imY8 z#^F1M=qRN!$8L;AsVxp{L<&59bK_PI*CGWRk5bz_T#FQNJW6f%a4k~6@mgw!hr6ZH zwbV`zS0csKan*NuxDqL*j`*)0u0)EdBmSGh@hIh_9*$_E;_)bD zvM-KOM?Bh5iwp#!A9Z=F7C8v;$6Vg3MHT}5ahJDhk%s_(!sSi9!T*3i>GDRcV1U4% za(Saxa6sTsySz~=SRn9cHQ)4il{`C2opWHLRVWoZ;k<`ysY0cQU+{3PR45ejiyp3p z3UwlW$-`BtF?GZ*d$^J*rjGa(4_7M1)Dgex;Yy^KI^s7XUf0n9p91LUsJ!EM(}9gh zFskqmk5achT#FQNJWAd6a4k~6@hEl2!?j2O$D`C;4_6`unvPQUJY0zsQ^#ez@8L?M zm^$JQJY0zsQ%C%f!mIE2J@#l0@youDg$f9mp{P|%jZKXZ9cDdszn|G{708JY6brT{*%iawSoZx|Jmh@TEPK<@B5#^9nNHE;SQ%!D_9`# z{WV{8$8UfG8?8dA*a-tYTuT)yMSPHlYo$V=h!6H~EmWuz@gW|rbc(4XKGegNOfhxD zhk3YCDW;D2a1U1^#ncfWnQ{2M1|6kzp)h;#T56O78<7a7qts{**CGWRk5XeiT#FQN zJW7rAa5s0l<2TO3l}IslT$k}4u0)EdBR;{yl}Isl#3y>V5-H$x$8WO2tMB+t@n}~j zXi7+Cs>^#iL01Al&E-9zpe=!)?(&{e(3il^aCt{6oGIXcba_WB94g>vy1XM6P8IO8 zT;5R&#|rp4im$%oH`k*bwa7pq`aGAnYLSBgKi}o8T4W)>FK~IQ7I_Hp3tir*75oqQ zMJ{jD3I+)LVwX2+1qTFviOU)}eIm^$L?GY+4up`(<_97YfR z(bE$f9N35yc)XU{=;2zVfa6i>7Z2AW1sso3n><{L6mYzj+U((OsdO#1#lw|IF?C$V ztsbsKim4;M&BK*QF?GauD7^ZP-%gKqWrC)J=(}9r(+Ro~_+MS#6AIcA_}wn=DFuBA z{BJJrNQE;6{2rHgw8EhRey__rV&PN)zt80zwQ#I}->>-UJAMZ|+EI%P1fu`p@>VT! z5a18Gyj6=V1o%TPZ`C3X0sgSd8?}P}0e{5hjatC~fj{cW<$@2R2%TQn3?GdAOD;REqd%57$bCLJ>dX;aaFrC*o&4TIh@bax zrBX~C@e3ZVM2e{+emUYzt?(pcE8Oo>dBfnrKRQNTF{lwJ(0GKpYGEx;fbsZr&B9uo z0OQf=x`nkg0mfs~4GX&k(vj(=g_SHZWn8#h7FMFflo7sdVI@gS8R5GEu0A5&v#cu$ zv>!yi@6etq(0xEZaA;2!Xg;7HI<%(?^d8WU9NG~Erv~W94(%v|Lj&{^hjygFnF0E# zLp$2w$N>FZ(ACGE7nXIjA!C5ZFCE%yL%sm?D~Gn)kSzfH+M%sB}Nmm_hJ{i;~6ADDlKU-J}6Y4{_?|%+A9D|>J z4M~{iDMNV(_p`8;B~*uSe+w&BV#){)u&@#(ri}1F3oA`x$_Nj#u#zOEjPTF^!zVM~ zBMLDk_UYC7T_gO+>vwJS9mP+<#!otQg?JMk zs?a!cc$}K#aY^3D;UQ{j;NVl|@Z+%Jv**Qcgi?0X6jywPB4HpBgqzMWD5AaY+xWP7 z;y@qZW^k_i-+I-xw<`{$0d6Me;8RubEuWHuA16g_mgS07NqY|DY==zi5=rbgh&h*& zJsZDjZ1^hukaPsG*8rTy!LPsTQQt?e4)z&<3jAH`?Quq1|TX+W~6 zXG7!nvhGfux?+1R%N!n1+Zx-`ua>5&JJsW!ms`%P4?JcIw}-q0&JiS+IzP<0fW+OGuqe_R`cvl{k?4H`O{ zTEOJ+>pbwUxHz_ggAs=h0uc=V`&Gx+67SSG#D|7F5^;3SJ`MR>4^p3n_v?>Js-dY( z>IkEX#&}F(@GCee&m0a<+m8#brB1gGgu@f|lLG7B+*TQ$A}4md@@^ zm(Zy(igf8iJ7-Gh)D;CyW^lHIPAyT;WC-Uu-S!7@Lsu{w1Vgx*xYpi1JE)=R@vqW;x)FG&qYoVD>wDBSCHoK`SEBdVZf3TjipAEt zmDzgi|JL3*2WT4jhwXJcvotkjEcV!)%yxX=8;%)mskKGE)HQcA+xC6yw4lJSYC)Gzl1+TLgum+GQsd5}@`0Y7Ruf;`Me2djvI4fK@rd#~vu%M* zzlY9PNEDCBFEShAS`<@7^kqgvSc_t^h`!2bh-#C?ToHYp(Gb<5m@1-gGTQNdL*2J# zxF}O3-)6GSB`HxP-(?bw!2ZlO<%#6`Ow#e(=@d#7*-wFO!c*ip-1W*eu%>W)`JCb8 z1U`&b(D%R4Nk2u7R^Y?v1^qIdyugRi4Ekp{nSl$F8w|*BbOV-!(%h~G zM#pyYY3ip5lE#MeY3itnjE*hk(xIm&F*-Gsi-)e7%<$M&E*<)63Zuip#)Y9@V8N#{ zn2t9di{=RIG{({)$79hRft}9Sbky;1Y;nM6FgzW2JRF-G@E;i-k39}eo(}X(M#saC zLzAxqJ&V!t2;|T-nn2HHbUX+-G|eW^a~K_tLl&m2vBKOQ_={}V{mX23m0}W zpTWsbEM6GOqJZP6Lp_|#(*HUqv+xcF{)1$e<_(C(fsn_rfD*j!zw~bJ-lwrwr?x(g ziAv|(@U97jTb~KMaP8A!?@!RK>Z!#07zw*V#QPHXZ7O~7`8nPP)??69CNHrU3l48mJjz4cX6u#4Rc zLMhsm6!?3sAjNM6)7eE!*<(SKUG$TE86+w6j-!wKo-vd{Q_(*Dh*am&mOGS*s+K!! zFkNT-x{D(gRCUHLx;U1>s+K#Rv5J;Ek*TVdJ0-BvmOE`QQ*3CtGZxgvhL$^*!Sa^7 zz@UnjyJ#?-U2M5a7F5~Amb;R{s+PN&v5JWnRS zFN0MrcRynlE%zW(RW0{OV5Keh*kGpE&~i^KsEZ9P_bh|uE%$;!6)pGDU^=_la<43? zvWqSECWBQi_cmh{E%zZ(T}xZ;Qzoif?z6#kow4Qm{?~9Qhdsu4#doKsqgVXi)C^X& z+<=T#wA{cA_BwcJdB zmA2e0gPCGO%gwf+E;hK_+zght+Fi?5EwrG@F1Fm_3|6(=l8jZf-112M zskG%*W}>R)RvAp!8C!0(1y!A~<$lUwRm-i-SVhaN%T!g%tru8n%WW{2DK@m+Mhog< zL(6T-V0p`JVNgZOZ8ezAF1Fk@3##m5%k9WuRm<(nSVhb2j?@>WEw?8VRV}yIV7kuO za{DZ(>WnS7KZ8{*cOYXGE%!&Js#@-lz)D;0u)$2Rq2-QPP!}6o?pOxPTkZsdDq8NO z!E|=9?TJA!mzASCIOPQ!@xyuIAb;g#vVnJ1BY`JS0tZKRI z8LMcy8=0zVxmyA&ZMoY9GsT9MyJJCJY-qWA87yzP2MnrcxrYYR*~ON7WI>f(Y`G^H ztZKQZ8LMcymqfu0zqUR-;K>qovkJNd?(@9LOs|ITdKw1bFnFDr=3aeDpKW-Pu^#xO zjfsVC54_C~q}023oTIq9pmzn{Wva2gwMUBz1*;07-e<^RLR);u4D7D4Lq`fd@i9}F zxQ4=wvrifN?wj5kib8+R5WMfK0!5Ac{%?4VMY8m2scZdKV~`V;*DqtBu?iJ$gAF96 zsT~xCVQbR&Bg4(tK^bx$U!nCLoDp1ace#gT#v)<0hh~IUTg3^BJuE{`mxQ$*o*7(g z87D6Fh|J`-_+uNzmHr_kVWnlDxX>dr1q&^axXxn;>CqDgNsq{vbPIfJ0W_P%i4Pr) z%SinL8nO~Jr5KKeA{rkB+@fLkw7b$A&G7x4{FOFC6S)p4Ke5q!I_ds59|hlZtc%z zL}Tjg@H*YppGU8E@2KnE+}J1lj}!;q=)i0j5r?bV3Em&Tm8Cxn+X(E^g6*7G{KI8e z6l|Bo;vX)%x?sB|7XNVBwFTQPvG|9}t}oa>B^Lj1*s;qSQS?1`bc)g`qRJX>09 zm24ty1xmq@3=d^j^H!u*+*kO!bYC~rR&ignRr$Vd=dDQVxUcYc>Avo%t>V6DtMYw4 z%v({X#C?UoRo~)Lgx-Ckwu<|rtD)6-`Lo zSNL0PmGv5`wu<|rt;*{fNn3@(L|Zyu=yx;W*n-E4F$LQh-teSj3;q!^ioFoo@deu@ zvG|9}PAb^0iN!x$c51pk=|hiIOZv-t@~fp~w7$HH?++|1>EpYf7yR2<^5&fRLc9yzD4mB%f3CMH1@RYcJAY{?^Ja4vhOOROP2lDQr=(o-KD(0 z?7x-r{<7~W<^5&fr}&CxKaf#!P+E3tp>f#{D!O{v50%j+%YL|&_m}-hDeo`)(Nf-D z_G6{Izw9RzU$N|`GfD>|T6TLhipzdh(bda-u8b~O_VcB@zw8%Ed4Jh2mh%3xUn=GO zWxt~MieEvfBfDT=tuau3q+AWpv51-!A3-WxrF(`^$c}l=qkYUMcS{`vb*S zEc@e((kT)xyFEvW%l=f+)yw{@j4oOB=cT;A>@P}rf7xG_^8T{FD&_rUf1~({Wq+Sh zI@_dWx2KzN**_|}df7jf(Iw0Nxs>;pz3=}~T>en*MK;C9?Bxk$zf#^`_Wq^3zw84Q zU$N}NGTI4G^5ZpF_&c7Brz_HY4K~7Tl}k=HFxgh|JpPBOtqLjFcJX|EWaV~A624tH zuOC&pU785CT|B=ZUAbM7h;0|o^T$+fm!x9b#q<4fX1gGmwj2PJf~M~r({FP@E>e9 zqjEbXTPzQ^n`yR-vZ>NgGW-Xd%*mV3%jZNEnvt7+; z`z3EeSLt!u!r!ISw%KfzWh?H;dD@y>dGx z8*Ue;ZAayHN;cdsPTMZCUCn9xO>GjVjbzgclBaF2*(%GXwqnz^uWBnJTb{PxE4Neo zW7D?3ayum(o3;a$+bP-DwEa=Josx}B+aa@E&1pNDH=&y|aoWP)rPFrYY?WmzpSBZK zTN&A6JHoV`tlUn^hTDZ{J5{-zk_|VD({{RYJ0%-#7pLt^<#tLo+%8VrIkR2OX}hR4 ziPJ{1=>^HtcG+x|Wm8+RX}eOjm60t^+tteL)c)ACU8~$q$;PJbdgXRXHa2ZHDz{Uz zv1z+ywyQa9ck?E6PcBYd_`7u4?whT$Y~|DTplT~4TWm*|wuhD5Y1weQFl~=2w^Op= zW^vjcS8k_d!|mdo^t+H%tD>iL!s$S7;sy`hijC72{w|%i z0cNW#TlusNtlG-R7TXb~ZBXTQS~lD+Oxxhf?UZb|S)8^ZmD?%VaJx8dLo2savf*}d z+J>9$YEIiowMm>dl1(p2p0?3ut1O$^icQ;?s;!J{dD_NSZm0Igrfpp1c1kujZR0Dq zQ?jvXn^3u(l8sHC2~m1QfRwi#7h8QEex!nFNZxt*2` zw+quYvvNBn8*Ub-ZC2%WN;cdsPTTCt?UZb|U7WVLX1kixwm@wXr;TLO3zDa8k=ZKC zrnX|!wzz65BU_%fC6(K${jq6VTDhH)jZNFK%I%bFY}%GrZl`2p)3(xVS999dAHry^w+a|MJ&1u`JHi^?lvgrlM)3)7gm1R>~v1!{;wUv=APutGQ?bQC*wC$?g zPRYim?bpiflx%F;c2{nvWMk8|$81+~+KzOpuj|>T1-^`~sb||?<9Nk)2caMEGeAcR zq`kSZv6o@+GeE}*2EI|rBKXAr@d9b<(X2kc0DHoR=uZ?#Py213Fbja3EReeIdYdTp z(Eq87bZ<2XJ@tROKsq|=4MGq8pD7UMvnnvnn9TXWwBzE{sSj<$#k)`-?adB?Yj?3g z;DahnW_fY#E)@uT-o+xgc9#nTcVrk^yekFM@x87Z+7_Z*Er>QlK!XBttsvU#TC~#8 zi-24&5dCmww82{hbilf`{k6WAW6yE%ZWmm~_pRUf9IoJ^1!4vz~9{HWlt4v!0mo5ux* zbvRt?<0l1&btpdzRZtyI3l8hB99bCD`>f!w4$F~c0r$M%unx;%dboZs3J&Wq9AU`4 zEV%mo4a@2MZT#k{5bkw>brc^kj8y0RHuD=!=^lut3;TS_F}=hgGfeFr$5aLEi1DGo znp?k4KQz|uf82Q98m0BzSqkZO>N-Y+ESpUv=q-g8W2|nf4QVebUz!v_R zzyJpHZf;I_MFQt)AS2*|jglaT8kC8)9<42sAa@@c3HWL+NF!Cn(ip}7NJ9~r#&AYJ z8j_$iMq~ohkOZYMiijro;&JF9`_+1+6&^fC7aU~U)R+oNO&K&r4;z!g9%USQ*x1aq zep?1&mE$sqdrmcoJyWscGYETjIVyQV=5Wt0NJrO+1=#rASMJ&bTbz`+UJy{WJFQHx z#mNQNy%jQaxL}J@3a+`a-sPa3VP&Qk93F6;c-Zy8O)EG&>ROKG7P#pJ*WUb%!zEjs zNn9fw_F!GoXAOlObiOq!W4*rhF>ILG1qQ3)W7scq3k(*;S-MVNVyW{uWzL{OHzPM+ zaBd4wuPhLpGL_Ku)GCV#uES(Z4ya&xL3Om- z{L@F$RxrwB|0NXwu~rsT`(Kn>cglyGRRz`D{hM^!6=i2Oyt=^Jn~L+}h%p;pM_5Nw zCvcwci!*lHML%b*t@zlo#ITFjXRN9CQ38o!7j4K`JpGO^PWh49rIKdeYB3@7w7gWGJOoX5C?ymj`G~6$nzHSGJ6={~c{^TFWO+MYRb+WP z-Uwt9d<$n~JKoG(RXg6wSXDdT&RAtT-pO2LJKhgmLkE;m)s7DsSJjRWIak$=Pa@ci zJFaZUr;03Z$7hNxZ^!3~EN{nGk^DO5S>BGX68EoAvKPS9CQG!UGuBqb1#1Dvlb(@ns<6{GVcq2jL+RtbGt3s>t#- z8>YzeHXE+U@-`b8$=V0uQHm^Yv(btyZ?iFqEN`>%fy9GwRhv!7SXG-%%vfccP0Czl zn@tT|&4cSS##Oc1bjDS-*~|#mKDf?OWOUj)-xFLbzJvPnXErNiBl%@R^ejrTxc8MjDC ztu@{N0cd-G+Oa*_(=}f#Ew;xFf#|Hm`%yauqmzdBK4Dk81fz0>Y_L6k6^u$57;KN- zg7MqqH^KPru}3g|d+ZgA-yZt}36-?U1x4vK5500xQEJg+vs_Y?TJ_j1R|7@Ol7B@{y2&-k z_}y|{LOS!%EjJ{j5|7<-Q$i~5*e$mtkMZmsSnr{42Xj#FwZ%bvXU4cU0!f3 zr6n;uz`W#G%1dH+jCsYe)DHrqvyj&uOC2FFIuUupvD6a+qjQnB97|mxFghK1$FbBG z90L`gg!ddvoxw4X0k97oD|&--;k@Ld;5;2dhkO#8BSh?x&w_K5h+WdRD_#)8JDk`h zogFFgc0JV5PjHSFkREdV1!u*;^pG1MII9MxhulEHSvlz41mFe<&gy~bVZ6bd>te=& z(nD^D;EW!W9&$qkXY`=-kQ*jAqX(sj+;G8ZJwkfOjS!sHBczAi4}#Nrg!GUbDLAc1 zNDsMDf>V0L^pG1ZIHgBS54ka%>#FpK=^-~(a7vGu9&!@`*SUu4P2`x0hMfZc(Df#9 z%!o@Ey53}t8Epwe*PFsIEiF;xdQ&;3l_iW^ZyLw6upu>Ekm(%Lx`xyco53+9YfKHX zA33H}jj16vlVcUGH%oAy4j?VWn=Lp;2<$xI<_OMF0y_`5xq@?~z|I41p5PoUu=9YM zFE}d(4F+%v1ZUNt!2oWd;H(@p7{DzOoYjK{1GvSUt8l#~f-`!AxrKO31!wdKa|_%u z!5KZm+yb{;a9WS-dMgB{^@z3t@m2~>>k(}QxK)DFdW7^)-_?RsdN9{pBRHi;Ob_Gz z#JLLBTPrxFM@$dntq)w68m_m2V=5XnGX6u?+sH8^E@9|;zi`ZGOBlM|CXQ)oi6YnA z%rUJjVdQ#SIHrXSso{cb<(Sqrq=wiwjwxAVYKU#;m{K*ShS&~{Rk+?x!Ff7>v=DEX z;2a^M>-{P?M+xjah__pCjug@LeiNLd1$G|9+aowDMsmHqg0pJSU_iWmg0pfY*ZW;? zRu38sh_|0}6|Q$ca7K?Xw-E0S!5KXY*E=XUqeqxqh<8YET952{hXtqgh_(XpjtEZc zkzMbo;ItkgJ=FJ@;FKQB^^OZp=@HYzcqcel;d&srJ0&T>peqv;K< zcaCF5TmsSc&U4IYOBlM|1&(QHi6Ym#$T6)fVdQ$3IHrXSso{cL=9tzsq=wiPjwxAV zYKUFsm{K*ShS)WZRk+@D!Ff7>v=Hxx;2a^M>)jNbqXc#y#JeRpM~dirw*}{Dft?5O z?g-9`kzDVt;H(-n7!dEC;H(_U_3jJK>Oq46@g8ul!u1{s&gc>57UDe;oYA9jy~lzx zdW5-!cuxeU^~kRGRB&34Xe$u!nc%b@+4Y_aPU{iULw#QePU*p1@1@|B9x*+P_lk2B zuJ>ASN{^Tx#(NjIZZ%x*J;ziun%>}gA2?>jB@kWjBgc%kgrVzw;+U3}D002e9Mj4Y zMy}Vl8{L}6|Of(aGnkzEyNov zI7f)+dP4-~D1n^^@rDY{ks`X@Fu^%mVCO-+;exYbB-a}uII9K?2E_Y8a8{1wdLspA z^`OCkc%wL1;d-M5XY>ej3-QJX&gfCN-dMpIJ;K~Vym5lldSurdFF377v=xXqL2z1+ z?0ORgr}YTwp}vy@r}SX1H(78>kC-0Do5HyY*PALhrAJH;V@lST z8e$7Lrc{loA-0fX6|T2PaGnkzEyPIHO0HTZnf;a7K^9^-c=T=n>`?;++zl)+4*#X~AhdqOCx@GlJ84WY;?@ zIITxW5A{7KIHd=3z4L-odc^cF-UZH8xZXvMDqQcr;5;2bT8Q^RaE=hs^&Se&Q35*;;yn_aBSmz*$AWXTz|MnsPXuSh zNUrx(a8?Z(42btka8{1wdd~%C^`OCkcrQ3t;d(CxXY>ej3-MkF&gfCN-fO`bJ;K~V zyf=c=dSusoD>$u3v=xZ=PHkZ|Y7B-}Y3o?vjTGx;oV#7J6WR0mIHiBbH)tDM$KX9zV^+pQL(*dM~c%ua82oYUx zwBQ^iu=60^7{NJGMAsWDI7bWYJcu_=a8``udgBFW)u6$EcoPI?(|SZ(fp{|nr}fCL_oLvn z9w9x{cc$Q!9?bP-2~Oz|)5CbPIalF&a|EaKi0NUx`GNcA8m_m1V=5X=Z*aYZ95dn) zh_1JYV@6xT(DfE`OiN1?x!w|vX=Mo`*IUXlEo?{)7i1a7w5}mF#FleR$r@8bYz4=Z zsxdXhR&uPu^;QYa(*dM~c&i2H2oYUxjo=(5u=60^Pl9u#h_1I*aE=z(c@S@%;H((Q z^?nwdRf7ft;;k2)l_R;{2Ekc9XfPn&M$T2Z-YUXoYo`S3dGwcIITx^z3qb2dW7^)-yMQedN9}9DLAD^Ob_Gj;#`I6{VF)6 zM@$dn?Fn4xS|85XD>xO8<~R7>KEWA%iA3Z3U2sNU;?Vi_3r_1x7+K!|!D)SoBk%h| za9ZDx9(2*os;Bg5$ znqVJ7#1j&9M2RMNQi6^u*ohGFlmx9T$p%kL(CR{?0uj$h&%_GBhj@@tgoF ztnj=9jWS`HA>suI8f6MIyeL7VOqgegcu9g;wl!+-~#5)nJ_2G@Xf>ZHms)H-u6Pyv6NOZ;f zf-^c3hpzZQa9U=<$Q2(7POD5Dx#ACvjmMYVV)sk-!JHX zR_8FyU9>XU75hn0D-$gTBKDV{RwldR010YkLW-#MKnW^km@5vFpi(BLh!F=1u)-CG zNKh#gQ^bhFBUtOh9U}y%;?YzGSNuV6Mrb0@6-Nrr=u8~C;wZssnF%9T94$DlGI8XJ zV+5x~4(Z{#j1`>LIHZT%IKe52V|vJq7o1W!ria`F!Bx28LR2| z^pIOGxC&R?AVE(NkQpLwl%OL?bj4pJ=xBnS2oX0)&=DoN;${gts$eHV#4QrEvLsjB zDnY9Y4GTovCP6Dqa>eZuw93%1K*SvatZ>Dh5;V$$d4`C)BxsZ=T=7>48fC&fL&V(@ z)XHR6{7r&dnP@o>agPMGGT9aPN>D2kQbeuyNl+=nT=91aDrI7d7;(P-Zjou z7~plm89l<}LcAM-GkO&EcT;dik1)3o@0Q@S9@+eE3r_11jRoS}5uDZ|Ti;#5X+1)E zsP8?&DLt6+-4~qFBc_M(9&oP0_8tmO=@HYzcuxY?xrXaK<(P^_(;Hmx8OMyc1fuIb z=a|u!Fm$~a9MjSgMXvXfV_I3l$n{=vObZ)Q!v%TGF|BJz4Y4;IQ?ka?5PQoprD{wK zv3DG+aJ~0}^K<}dA>IeUIYLC&`zSa^3G6(G_epS$6w&oQ3(nC3I}hUZ{W9F&qOR*~ z#YnE#PjFTZ8VrcnUvO5A zLcF1Z(|Tmr8zwldN3<1)H(YR9kL-FQ1gG@~>7l+q2u|t2TyLb{lpZlXj5msN6|Og0 za7vGu9>yCNxGptZZ#>6TG@9PvdJ{Ni#3c}2Zz9KxwuGVUP2!lAmMC()$sE(l5=O2! zg=1RSkQy$?RE}v~Lu!akF7o3$Nx!wZ7Sv_blAl^dG zRk+?F!5KZm+(Nv?f-`y)uD3*RMvpMJ5O1mAv>w^@mI+Sl5p4zHEf<{DBfH)T!D&50 zdZ_P8!6`kM>#Y);(j%sa@m6!L!u8e&PU#WT!+7fg*R_W0{md~Hjixua-g=H1aS24% z+rTlSEn(<-8#$(>C5l|{7mjIV2_x6r#4#;wNDUWcGsm>9AvMIda7@V>Q$uVk$CRou zHN>`YtituS3(nI4q=k4p1m_45U2mu093`;xAl@#)IZ{N|`&Dp`7T9?ZZ@1vA7|Hd1 z6P#6p1_R>l5uBAHx!zvESv_blAl^RCRk+^of-`!AxrKQ91!wdqTZbA>JQ? z(|TmrJ1977l+y1gG?1u6I;$N{^Tx#yiHj3fDU>IHgBS z596H*T(=socba1=8clC-y)zs$;u46ica~#DTf)%w&T&jjOBA`@d5&pi2_x6Lz%eas zNDUX{BFD6@AvMGuPtituK3eM93q=k6b1m_45UGKW!93`;x zAl?nZIZ{N|yD2zF3+z0IcS~?qjO2Q^1!vWu!GL&o1ZU+)u6I{(Ru38shpc{l(Id<)#Cs$-tw(mf$AZ&(L|cJ)PXwp+$gcNPa9WR$9_sr{ za7qv6dd~%?^oZ$Uyce9SaJ`p;Q+mYoFy5QM{i%lQz2%sSM$;Qy?;XdCxCEl>z2}(G zmN0a^4;<6d5=E}}kz-m}!pQYLaZC#vQo{xL%rUKNNDZ;Rf2KQAVcnFhF*U^caZITi zQ$wsj$0}TJfZ#kGKw5}5P;ibA(e(xi&QSt858@3LoFheay&-~gw7|}TctZte#YnC< zOmJ2W8VraxTyR#7$v%xG!qB-gJ(sXf(aS^=5F)h)W>4-j5tJ+7gDYHsJR zLu$Anb2z4T4XGhEmt#uSm>Od9IHpvMsUbF>V->EqKyaQ8AT7jOC^$!m=z5C;=O}@l z2k{mQ&XFRz-V(t%T43ivyrqJ(VkFmFCOE4G4F<$pE;uVka=jITvwF~AK)jWlt8l$l zf-`!AxrKPE1!wdqTyKrwj2>ZbA>L1d(|TmrTPrxNN3<1)w@z?ckL-Fs3r_11(nEdM z3r^|5TyKNmlpZlXjJJ_<6|VP-;FKOQJ&d;{a9`GNy{#Nm(P(;u>uuwh5tl%8z3m(` z+7gDYw}WF^TB6AHc5+NBOBlJ{E{ApWqxJqU-%GI7bQWJczenaE=tw^$rNm(E>XU;{72wD@Jm?gMzba z&|pBkLxQt%B-cAEII9N@2E;qUxeC`iDmbG@m|KW57UG={oYo_| z-buk}J)*5ZyijYf zI7f=;dJhHXXn~yv@g51zijiFJvEZy4G#C)?iQudp$@QKJ&gwyf0r8%3uEO=63(n{f z<`&|;5S-DYaJ`p;GkS!%g?O(7r}fCL_gZjTk7z3p?~UNJ9@+KY3Qp@0(nEdU2~O$3 zT<^W$lpZlXjQ4?a6|VPDa7vGu9>(kY&vbw4pKG{YKaQzrG`+#~`g6>POCY-50FD`L z2}9Q#$T2M~QRI4qIHr{)j9hOp$F#5^HC&J(9Mign)DRoWF(qqE4Y6SyQ>w<)5F5_1 z3fCJUI8O(V7UKONI7f)+dLsqrD1n^^@kR;Gks`X@Xu&yJVCO-+F@m#VB-a}&II9K? z2E-dDI4ehTz43yxdeC4%ya}AEaJ`9wGkS!%g?N($XY?psZ?fQw9${`F-W0)UJ+kXf z6`a;1+6u&*COEA}cD?C>(|UyTP~RDXQ+hDh`%!R8kC-0Do5{Hf*PA6crAJH;sur^tuJxpeTxOB^$qFa zx-1c#);FYw+)}|QePepaEfbv5H>QW&a=}#?;0g(Pih#@zais(uNumX=lAxmr_8~-E zEkQ?=Xo71b=%|972oZmhpp_-r;93bub|OSPCP7D(=!(ZB=%|972oX<6(8`ir@uUQ;E;K9< z@stFuFv%59OVBDq!vYb{2(ZEx&q~lJ6XqEro|B+arf|jc5;V$$d4`A=B&e0iu6R*` zTA64$5b=@(wKCZiFH2A>6H-L2uSifS!(8#I1eG!|MT~e&fEBKIU4lxPm?B2J6~S5` z?zk;D6_2JmxZ)kb8KH?pSG+4Yqcd^niuVMkWhRVV@xI`+%EXZ?J`kK1Ii!c{@=$PE zzOZ1XtmTPbKIn0y0CyXA*QIiLUruf{rHGi4gIH1RYVL zE54MVqY8E+M0_PdD@$_4*Ale4(6B(nHxjhMBv*VZL8}Z63q*V;zzSDM6eD*N-Ll><~cEx@Y)XIbuQS1H^ zRLU?{93VlZOiU3Y4isR8D-M#NQYNN|5r;;w)`vfa2~NeMsSd6srHI+8?JoG3v@6YNBYI7xzzDA5%sOVCjTI}svIk)V|&x#Cm_T3u*Z zAmTI$T49naPM4rnhK2B!#l})x^v)kEu zG~GSBOERYD>FL?+Y)^NmyJwjtNWg4(DFX6P5flO{8cftk6u}3&JWLRLp$QtJ5dJv*6i|qfYj2{_22WK`#R^Id+SzJV-eg~AP=JavrW-$GL;q4@xwMn z`SC!iX~1PCEBfqRxIWi1J(uOHj6RA7%(dsA2W=? zj;YDJcAw8Mh!75C?2G%ESR(8^#6S)~Uw;N6>m&r}B z4x&*2(x-f+iKz^uk%NJDhoZ&Z!j8;D(v&zV-HV*-PD3e$QOLROGL&M`)JJ7Oo^`j8 zXA6a#u8AZFgMY>l3OgpVj3EsEFNRUt!3o0DpB02+0S%e-mmr47y;=-))vKz4)PVc6 zG`*#mGhJo1;B%TVozY`MNy+O!uca_8TIkDP`1}_%0fx}-VKx7YT0FJQuPmDWB`r-A zwev|`(eAGZX{O+sim9KUe&8H`dr%p2Spq^Cz zk9anJ+E~Dj7ISs>t)lvq{$21Yni^gPf z+ZZh-eEe~XHkIL7$yPjJaVFARO_Rdc6Cfne|BOLZ`4WT%ZnlAF{#K-~9 zwK=6zLvkXYI?u4OlgUD!=OldOe2bIM223uT;{uDbIY1E+!P~8-%1aC*IiBT} zRa51qhEv=gSR<$@@N&h$UE4zT6jt3>f@0_uK1yJi$VJ$dei9!b@{;t;eo|ohBcjq< z{3N}^)}AUu(p&u`y}ULg;XhaTNqT8*NWy`xHl$n$vsWNeOS@lVv$mB2ENS|;TddUd zSb!zX{|>{l*BrW5(gChDobe=I-6;>aUQnizSQ;lYnE_X?^L0kCu`G;tgO4@p>b1LO z$$0oKA1k=HrIpaTeVlLu-{|9n+xI;_PPlpB>*Iu5_wRk2aO2+Oqu=VLA?(2ULvz zS4E4v6GiPxx=u2B-(wh<)%7ylqtLYeSwkrmg4f|>?t2Ymb9OSF91j#FjCr47q0X7? zSaN!tH4g4Yjr*KU+=7{#8AOiW&l?tv6K)f^Ec}Au1XdAaW1=JP7mPI4{`jzRnD`eKt&|StB?9y>ZIZQzVX_j2e$ry) zgVmB@`YD?fZtAm7mcxj;JD=vAAS3lT7H4~MD<{cd{W^=pHpo<@{u_%i%`$=CQ9tgp zC{x?A1-5=r(cwJ9iqnEFV1Dws^DPcWLLkBldtBfrEn|=ieXKOkN_O?@EmFw-s~lHv z@R0(02(q^?vPt7x150Ds-4|OdS`YX;0c%z2&Py1HUy&%oT*_%|$*PQVnME7VP4bGV z*nXv9CETE2%JKVVi<1jpNXP;F79VMxwGa)Y`21Fjv?Wu_a^uKrpsOs_Wbj&3j^Vdi zq+*)4PEEB}TO?eQ@EK6fwAc7af$3Nb;I~_(LaE5cgSv=*heblL<|OG=*ZN5TFP3g~ zoyD4(%%*a@TGFp>P_)e@Y^CIjfr&^&|93JH_bV8OCg68*8uKgAC{n+h)ASnML_A^Y z8#yifg6KV*Hs~K3s2UB8_i|eJWzpYrTKJXGO`NvO#gR?h%nYCwSRXz)liECyo_2GY zG&1j0Ur|Y6fZCy^IDkw`vAyd}bL9W^dID(zr)!;Iamz&n=E;vwFVK z{Y1_u!`f##+navFr1@rj;-P$Vg z(bLq>FND%VhCiAr7NcJbSKuxo`bJD^_gf0omAUO1^k;Yv!7os!FEfqp2hf0DK;tV+ z0~h|dRtPTxegTbt3u?rd(|}(<ULGBHW zuQ3hWgn$O!U~v7rAC~FK&!PGsK~;3Y0aeAgh3eOtDvBBnZ) zMo?ooTtkdoXnZrMF%qgF!w)q6i)o<0!@WR;A834wX^^LdH$=uCs5}^=65bLSfS~eF zh)QTvWJ}1J-wsg;ZHsIQsXQE_66(^jDWvj9h)SqW%chXZcY-SGL#(1&LK@!KYJJ(}u zFXRh!k4cqgwemcVlr>kqRtqmwa+o>4S*d&15oDIvTa2tO!K08#-r!LtLMT+(i#!T? zCRmg($s2v7U{1m&7keb!b7dC=Y8t-8#x8QYQjwDIBy%CG<{jxp!jImnXj7?zi+XuR^}3v_a+O6ZWMKV(?Z_}! zTde6~phFX5X^^h5NMbFqJ&+e!@a-0@ft$W|$nok%qwgI-rniJMRAKRJEoy2krH8vA z35#E^NaW=%{;28&`|d_XM2EQe_<67b4$;T&v3QM8qPn=eNfD{cQqj_`g(&6K<4m@ED+ThkBtxQ%7Vs{z1hbV88fm~Oj+?{Dl!=S>0>sNGG$b&rl0hvamrLXl<5HD1Gn2u$~1(k zYP#Q}CMZ*O@nzNY4x34tGOAb8RsXZ;h}AuhZYpL=F7}qz6tbK9@Vyp2i_^7{GdD)o z5JvNVwkbWHMbrqRy=r6REX{jtQz4togwsrBPpHgLh%88zhvM+qD;4+4P1_52V8K<4 zzHP~IQ!B6tg7uUvjAaACIZ0em<;G4m`l9j^$>P>Nw3WWsM!W(<9s1B{oS^PHyS0&5 zMb@0P#;C4ciyn!r(HWous~yK#<@EIYmg{!9b9i#s-4$_qUg)~X!bEyJmvXTiUd&BR zMuuX;u~=fn>3Om1<|a$SgAvySeR$C6d5KDK({6EkY%I6KbtCn<)AKUd&EwgKY<$g9 z-`=&6rN{{B1EixH>yMAxORnJhXzefkug z)&XbKoybi_)(yl*ot`c*0%bB?&XZ zm6qJpVI@PnP1JkL*unNc*y(B`R`y`>Ym7YHDsMOPgEY!@MnSov<;;I)WU6Cq16*%} zA=bIU2u;Tv*f{T&eX06|JNu2ERMo^c7T)8D!|e24Pi$(ll9@h84ak=YB3R&5_O{b= zi%CZvReEvpZn=DODN zz0M1V9p~pbGsJ~C5<0(+Pp`9j#BoNgY^KtKrXa~Ud6Y8}jL}`s8F9wAX#-~r7{&>r z9uL0SaUxbdO0|V*s@$m>+FDuNjgIpYMJuG!ZZe;W=d0~nYgfA7tn5y!w!Ko2kNqRZ zX@UF^pw0Q*lxs43xsad#$BwffXIJ90P_8xbcbwPa)9buHC41;XATpz+ab4w{1g!g;aGK<*euV!7Sl5T}Hef1`@>zv{e}-=y5u^e2I%NUnA1eQ! z8D2#dRtL#v8NLNr`v;YG2a})BtF;kSp}!aSa^)|?e-o4ckm0dao_`QO54=YC1K}$0 z77KTPwZD-39ANDqgf9lx{y_K|U~PZG?+4Zg)%O<+r&epJY)=dL{9Y$QGYs|b9t-yX zpH27($Z-(9h_C~Ub`t+h7AE=IfN>m&m;lt{Tt{+@?@bE7TgriC`CnofW6QbI>faas zhU44?OaXzs?^xi^S@J&w{ygxPm3#xR9A|hW9i4Aj7LsvafuG5!-z7IfnN!d;`P#8GexA z)xYV_Kgw{1;W>u)DXi_q{rd*U&$RmY(+X>U{V(9NAtyH=d-ohgmXHVeAIHZqd6Z%D zS3TcTe%$|fejIcEcs25$v;2pb7v`Uv;Geob!sIDyytu6XofR;z-#+l?t^U1{;d>bV zA;T~EEx-OK!!ru&_M8o@53L)#o+{00;ai;4#Kxe`H?h!Uet^AhLmGe zOZ-LP|5o$OF_1q1{3tNV2|uE6pTdtb`OC2&#G1$O{}6bsY7gme1kS4Z6D|RlH6QJn z1+Hie`Cf+K$nZNEzLnwo82&E9zhwBOzvC~zkKrW4GYl^>d?~{>F}$DQuQB{1hL8AN zfBk-s;RM5zz*XI!=-<hQH77Qw$%23r4#?Ph@zI z;WWeB8J=f&55wm&{1%39V)zpbe}&=iGW<~zT+6~WB894&NEzP_^%nhisAPH zzf<`u#rsbKe@6K;;jaS!tHv0wKLP%%g@5~{j&mRIpTOUbfjkQQ3ao!%MuFD?uT$&! zKY)C_!eV>?pTh8N;337Q{1$AG;uLXV?uG@+K zb>J&-JxKF6;YWdQ1{U=Ne!vEQQ0do8fue>ocE zUkZGh+K(apE?^uH>Yo?&_B#IvjB|rO0*tkV!M6irZEokrxX ztn~-?Ol$pOi?!D8?SA&pb~;YK$TPEHW@dM_R(H$o1-DhM?4Fs~3OF-UEKMZhV*^V| zZe}b$GZXKR_s3>tGSxk`N)^)XoZS6&Gws@*YI|m;)2__SEYvy`)D4;X^AuV7bCemX z`~ulgZeC_Aw?nC6r@N4d&kw|w+?}mj^RU%5kgYP0*!VuYee4z0t{lG3=DA8w3fbj< zx*F51Ej$g@kh#|S#f=)=qflr5TQ)LrDlKn~Xe4i?Xe4jFXe4jdNThEV{C`Z1r$5aA z62n=Ik=W9&)E8DZfm|TdqgH30D5PdO-EzCT*uqmddOR%5^>-Zn&`o-)Q|uxTxD(X{ zhaS4Ab!+9i+i5vlvdO%&rCM$YQ6Y=xdYt}lb*bx6A-WVDIbu}IOh?>8^NK;cma9>a zS?e!WySND_ZZSFbxldARj>K)Lz+iZH@8&9KTYvvam3nRVq+Mu1d69Zpr<5BztM!vq zmw6h=Wwj0$tWrT;7`qRyNy;|u;qwQ|B(QWUIM(G(fI#!U!SCFq?L7rSe zo?bzoSwTL?yJc_3>O4HPg+2`Q-E6bm76PxEK_lM@^p{FMP=77e(66#H1Kr8hd3SO- zn&UGUm-FuAa^9U>o;`5>0|P6_6D!DvR*;XZAm{GH>OYWLL7%$|*B?8uetd=Y$5&{7 ze1-PMSFlff1^XoUaAoaFtl(b>UVnrG+kLq@6R)6cjm7o?La7{g^DR{Jr1_Q}UMjAs zD7Lp#ZncQW-M+JHu}k-!?V)9d#5!)|TLZgO+u11B4=N+xNK`LSSjadGa6)`JzzG?z z0Zxcd1UMmn%Q*w^4PW23MKn`Ms((6+)2WoZ-D+FTA__3du5x3pUTsrYJ^pwF+)A^x z*Meu%oYZ2iK9}rv+qK!nZnYDQmbOf|xngq9U^E}iM7Ks$(PA{8jV3pY$K%uEg9Fp! z@qy@$4dVj?(IQfcNGT#Em(6DJcY73%w->h!N6#vjwx+jcBpdOt?!%{JzM#N3JpfMrkBn`KJ0klXH3{w&4q?pj=!b(@X)UM6hd;U1PG zdefi98P#@^Mhuwkt_v3xOB+9O%QOhe?f_3l`+|vLqz95K$YFOdwbcrwRhKH&7CqO} z35e!{Y$SEtSbOoh?W|$}609Aqasu3X1%6hqm%G(aQFm`ERIt!&RIy&%8>ZA)T)<;M zl`s(&-@)u!?J8Lzz;9zv1QV-x0;j=@AqQT7OV5)x1F3M(wzR4((j(o=S*N%azoATe zNcS5V?`tDyv-%rBunnGwx5G$+Z4oO^*$8p!qIWyHbW3GYXO~T=*KE{kcDkIeMkmII z$`YJ<&E$#6P33?yx8AV;3a=YirdiOXKTe_Asdn8hGUz#z6FGCf1&hY9@?zbS;+g|L zn^fLeHJsF9$4{B=Kj%#uLle7)tOpf)ad{rvzW6DPg_qtFC;>(ke&1(v7#X0!jE85YH4~;TI1% z3rRj!ep|*?qAf5hk3uP(tkdq6Kh1{tMR{MFfqhLbB`5O!TF@KPZmO`=&PAm8%N9wc z!e%!;g{j+Xmq?$^vm}3+xd~q{L&ew0;`gk4wH7J9JVc5wm+4|^dwF+tx@8xQM0ZQx z6@FjZ!6oBLQrO{h6!H57R+C&>3$(rM0@^~LxQO^bi-hj!O}Aa$iOJ4gs4g_yG>0R^ zh{##(RNBqcqj4#>1xqbN4ND-3Kr|5>7rFouWK{9A^29DCtv&>|Rc*K0%?eHTJiWUM z8>@4c1nX-Vu<(p<6xz{Fb)mKk(XZCnsak=hj+N+kPN!&Ur=XlRO_cMCjf!|;HDr@k zB;{x&vdn|D!984SD+7Mu($lu$+rN)RNqQGcp36Nfc`kRbM;2Sy3a>`+yEn76i{+rnU&Zz2(=#NWFx+pKqRw$!f9<7=)~-syH0 zTQp~PHm+Zv7(imX>CU2`H^!FKj}1`T={imSH~)#MzaP- zO1*}J{+V%n!Gk+96Pxi86mAAkWt!q?bx5aX{{oA4Ei5ll#l*b7(Kl@)l^V0Lv$(JT z|L$Oc-|3ToyUlL7-sxLxV93n%?Ws1ZxU@OSNpBF_^zNRa8T2@P(&?F0tufQzKLe}H zh@PFDsko>2*AJFFe};Q{=iuqPewDlzexug?`|8*Luy>7sa%JmMnC!ao_R#}x$4IGX1h{7D%dTp z#L&p-y2K&%OS!Y424m$l4!VUfh7v9M=sPf^WWxrAWAVNLya))+fm>H@RXQ6_!kebm z_UX;`ZtqOwzNa=&F?30iq@Yag{k zT;Pr$jd}c!8FIy$q5fgqIh5xJSk;+aqf%c)KZaWT<6GZz!Aox$^mKD!-krr_2N9kbtJ0p2 zh>=vmlqGI`9)gGIcwwe3o$$;IAavLGpaMvII8k{n1Q5~S|9>1jd;vuFd@z8Jsof>|OlKlq#qW`}6- z!?xsNE_mQjMwNa(l0DlZ8CmV=2xKB(-=d5jZ~QfkVxrjx6~)R!&#fidAsYN?h+^6n z2Uw61<@qS~Y>Q%KwWlMBiF^^o=z`LEF8J3bjPZ6KOdP`x-8~ofy?E1~0hgA%N@43U z#(6%JJv%}fGuy8g%e>wGnZPR*>QXY~1&TupV!nG@n5vV$ds_#(YrN83p0Mqbkm}Dx z%*`FWKPcY*LV6(0{YOtnS`FBky_yTYgY8LHs!}69gOo444ao zl?s~;0<7ofgJ;Kl5HK9g2;uj*!(LkxQQyI1fQ2dXcRT(4(;VKTrH2pP^6YH8x<{k= zc6p(y0X;dR&k>+ZIv(86$qVI*&1x;qHjn|{Ex3tELp#GPQ3ki_x_PIoykMzfd_Vc`Q5a`agL=I+SQ?XW5D{HMEm~&zlEk6Pgu)N zvCb*I+i;v4=RBh3oyK^t{NgI-FX_c|b!c7-*h+RTxqp=tL0hP=KZp-Co!%#3!pAEG zb^FdLr;mPcQyn_Lvw_KW`uG}hpx@ikhwjRAk)U-*_H*#IL^aEkU5q5V+)XF0cCPkl HCXfFEw>PyB literal 0 HcmV?d00001 diff --git a/steper/stm32/Objects/MG955.lnp b/steper/stm32/Objects/MG955.lnp new file mode 100644 index 0000000..ce14ca6 --- /dev/null +++ b/steper/stm32/Objects/MG955.lnp @@ -0,0 +1,12 @@ +--cpu Cortex-M3 +".\objects\main.o" +".\objects\misc.o" +".\objects\stm32f10x_gpio.o" +".\objects\stm32f10x_rcc.o" +".\objects\stm32f10x_tim.o" +".\objects\gpio_stm32f10x.o" +".\objects\startup_stm32f10x_md.o" +".\objects\system_stm32f10x.o" +--ro-base 0x08000000 --entry 0x08000000 --rw-base 0x20000000 --entry Reset_Handler --first __Vectors --strict --summary_stderr --info summarysizes --map --load_addr_map_info --xref --callgraph --symbols +--info sizes --info totals --info unused --info veneers +--list ".\Listings\MG955.map" -o .\Objects\MG955.axf \ No newline at end of file diff --git a/steper/stm32/RTE/Device/STM32F103RB/RTE_Device.h b/steper/stm32/RTE/Device/STM32F103RB/RTE_Device.h new file mode 100644 index 0000000..d53b023 --- /dev/null +++ b/steper/stm32/RTE/Device/STM32F103RB/RTE_Device.h @@ -0,0 +1,1811 @@ +/* ----------------------------------------------------------------------------- + * Copyright (C) 2016 ARM Limited. All rights reserved. + * + * $Date: 29. August 2016 + * $Revision: V1.1.2 + * + * Project: RTE Device Configuration for STMicroelectronics STM32F1xx + * -------------------------------------------------------------------------- */ + +//-------- <<< Use Configuration Wizard in Context Menu >>> -------------------- + +#ifndef __RTE_DEVICE_H +#define __RTE_DEVICE_H + + +#define GPIO_PORT(num) \ + ((num == 0) ? GPIOA : \ + (num == 1) ? GPIOB : \ + (num == 2) ? GPIOC : \ + (num == 3) ? GPIOD : \ + (num == 4) ? GPIOE : \ + (num == 5) ? GPIOF : \ + (num == 6) ? GPIOG : \ + NULL) + + +// Clock Configuration +// High-speed Internal Clock <1-999999999> +#define RTE_HSI 8000000 +// High-speed External Clock <1-999999999> +#define RTE_HSE 25000000 +// System Clock <1-999999999> +#define RTE_SYSCLK 72000000 +// HCLK Clock <1-999999999> +#define RTE_HCLK 72000000 +// APB1 Clock <1-999999999> +#define RTE_PCLK1 36000000 +// APB2 Clock <1-999999999> +#define RTE_PCLK2 72000000 +// ADC Clock <1-999999999> +#define RTE_ADCCLK 36000000 +// USB Clock +#define RTE_USBCLK 48000000 +// + + +// USART1 (Universal synchronous asynchronous receiver transmitter) +// Configuration settings for Driver_USART1 in component ::CMSIS Driver:USART +#define RTE_USART1 0 + +// USART1_TX Pin <0=>Not Used <1=>PA9 +#define RTE_USART1_TX_PORT_ID_DEF 0 +#if (RTE_USART1_TX_PORT_ID_DEF == 0) +#define RTE_USART1_TX_DEF 0 +#elif (RTE_USART1_TX_PORT_ID_DEF == 1) +#define RTE_USART1_TX_DEF 1 +#define RTE_USART1_TX_PORT_DEF GPIOA +#define RTE_USART1_TX_BIT_DEF 9 +#else +#error "Invalid USART1_TX Pin Configuration!" +#endif + +// USART1_RX Pin <0=>Not Used <1=>PA10 +#define RTE_USART1_RX_PORT_ID_DEF 0 +#if (RTE_USART1_RX_PORT_ID_DEF == 0) +#define RTE_USART1_RX_DEF 0 +#elif (RTE_USART1_RX_PORT_ID_DEF == 1) +#define RTE_USART1_RX_DEF 1 +#define RTE_USART1_RX_PORT_DEF GPIOA +#define RTE_USART1_RX_BIT_DEF 10 +#else +#error "Invalid USART1_RX Pin Configuration!" +#endif + +// USART1_CK Pin <0=>Not Used <1=>PA8 +#define RTE_USART1_CK_PORT_ID_DEF 0 +#if (RTE_USART1_CK_PORT_ID_DEF == 0) +#define RTE_USART1_CK 0 +#elif (RTE_USART1_CK_PORT_ID_DEF == 1) +#define RTE_USART1_CK 1 +#define RTE_USART1_CK_PORT_DEF GPIOA +#define RTE_USART1_CK_BIT_DEF 8 +#else +#error "Invalid USART1_CK Pin Configuration!" +#endif + +// USART1_CTS Pin <0=>Not Used <1=>PA11 +#define RTE_USART1_CTS_PORT_ID_DEF 0 +#if (RTE_USART1_CTS_PORT_ID_DEF == 0) +#define RTE_USART1_CTS 0 +#elif (RTE_USART1_CTS_PORT_ID_DEF == 1) +#define RTE_USART1_CTS 1 +#define RTE_USART1_CTS_PORT_DEF GPIOA +#define RTE_USART1_CTS_BIT_DEF 11 +#else +#error "Invalid USART1_CTS Pin Configuration!" +#endif + +// USART1_RTS Pin <0=>Not Used <1=>PA12 +#define RTE_USART1_RTS_PORT_ID_DEF 0 +#if (RTE_USART1_RTS_PORT_ID_DEF == 0) +#define RTE_USART1_RTS 0 +#elif (RTE_USART1_RTS_PORT_ID_DEF == 1) +#define RTE_USART1_RTS 1 +#define RTE_USART1_RTS_PORT_DEF GPIOA +#define RTE_USART1_RTS_BIT_DEF 12 +#else +#error "Invalid USART1_RTS Pin Configuration!" +#endif + +// USART1 Pin Remap +// Enable USART1 Pin Remapping +#define RTE_USART1_REMAP_FULL 0 + +// USART1_TX Pin <0=>Not Used <1=>PB6 +#define RTE_USART1_TX_PORT_ID_FULL 0 +#if (RTE_USART1_TX_PORT_ID_FULL == 0) +#define RTE_USART1_TX_FULL 0 +#elif (RTE_USART1_TX_PORT_ID_FULL == 1) +#define RTE_USART1_TX_FULL 1 +#define RTE_USART1_TX_PORT_FULL GPIOB +#define RTE_USART1_TX_BIT_FULL 6 +#else +#error "Invalid USART1_TX Pin Configuration!" +#endif + +// USART1_RX Pin <0=>Not Used <1=>PB7 +#define RTE_USART1_RX_PORT_ID_FULL 0 +#if (RTE_USART1_RX_PORT_ID_FULL == 0) +#define RTE_USART1_RX_FULL 0 +#elif (RTE_USART1_RX_PORT_ID_FULL == 1) +#define RTE_USART1_RX_FULL 1 +#define RTE_USART1_RX_PORT_FULL GPIOB +#define RTE_USART1_RX_BIT_FULL 7 +#else +#error "Invalid USART1_RX Pin Configuration!" +#endif +// + +#if (RTE_USART1_REMAP_FULL) +#define RTE_USART1_AF_REMAP AFIO_USART1_REMAP +#define RTE_USART1_TX RTE_USART1_TX_FULL +#define RTE_USART1_TX_PORT RTE_USART1_TX_PORT_FULL +#define RTE_USART1_TX_BIT RTE_USART1_TX_BIT_FULL +#define RTE_USART1_RX RTE_USART1_RX_FULL +#define RTE_USART1_RX_PORT RTE_USART1_RX_PORT_FULL +#define RTE_USART1_RX_BIT RTE_USART1_RX_BIT_FULL +#define RTE_USART1_CK_PORT RTE_USART1_CK_PORT_DEF +#define RTE_USART1_CK_BIT RTE_USART1_CK_BIT_DEF +#define RTE_USART1_CTS_PORT RTE_USART1_CTS_PORT_DEF +#define RTE_USART1_CTS_BIT RTE_USART1_CTS_BIT_DEF +#define RTE_USART1_RTS_PORT RTE_USART1_RTS_PORT_DEF +#define RTE_USART1_RTS_BIT RTE_USART1_RTS_BIT_DEF +#else +#define RTE_USART1_AF_REMAP AFIO_USART1_NO_REMAP +#define RTE_USART1_TX RTE_USART1_TX_DEF +#define RTE_USART1_TX_PORT RTE_USART1_TX_PORT_DEF +#define RTE_USART1_TX_BIT RTE_USART1_TX_BIT_DEF +#define RTE_USART1_RX RTE_USART1_RX_DEF +#define RTE_USART1_RX_PORT RTE_USART1_RX_PORT_DEF +#define RTE_USART1_RX_BIT RTE_USART1_RX_BIT_DEF +#define RTE_USART1_CK_PORT RTE_USART1_CK_PORT_DEF +#define RTE_USART1_CK_BIT RTE_USART1_CK_BIT_DEF +#define RTE_USART1_CTS_PORT RTE_USART1_CTS_PORT_DEF +#define RTE_USART1_CTS_BIT RTE_USART1_CTS_BIT_DEF +#define RTE_USART1_RTS_PORT RTE_USART1_RTS_PORT_DEF +#define RTE_USART1_RTS_BIT RTE_USART1_RTS_BIT_DEF +#endif + +// DMA Rx +// Number <1=>1 +// Selects DMA Number (only DMA1 can be used) +// Channel <5=>5 +// Selects DMA Channel (only Channel 5 can be used) +// Priority <0=>Low <1=>Medium <2=>High <3=>Very high +// Set DMA Channel priority +// +#define RTE_USART1_RX_DMA 0 +#define RTE_USART1_RX_DMA_NUMBER 1 +#define RTE_USART1_RX_DMA_CHANNEL 5 +#define RTE_USART1_RX_DMA_PRIORITY 0 +// DMA Tx +// Number <1=>1 +// Selects DMA Number (only DMA1 can be used) +// Channel <4=>4 +// Selects DMA Channel (only Channel 4 can be used) +// Priority <0=>Low <1=>Medium <2=>High <3=>Very high +// Set DMA Channel priority +// +#define RTE_USART1_TX_DMA 0 +#define RTE_USART1_TX_DMA_NUMBER 1 +#define RTE_USART1_TX_DMA_CHANNEL 4 +#define RTE_USART1_TX_DMA_PRIORITY 0 +// + + +// USART2 (Universal synchronous asynchronous receiver transmitter) +// Configuration settings for Driver_USART2 in component ::CMSIS Driver:USART +#define RTE_USART2 0 + +// USART2_TX Pin <0=>Not Used <1=>PA2 +#define RTE_USART2_TX_PORT_ID_DEF 0 +#if (RTE_USART2_TX_PORT_ID_DEF == 0) +#define RTE_USART2_TX_DEF 0 +#elif (RTE_USART2_TX_PORT_ID_DEF == 1) +#define RTE_USART2_TX_DEF 1 +#define RTE_USART2_TX_PORT_DEF GPIOA +#define RTE_USART2_TX_BIT_DEF 2 +#else +#error "Invalid USART2_TX Pin Configuration!" +#endif + +// USART2_RX Pin <0=>Not Used <1=>PA3 +#define RTE_USART2_RX_PORT_ID_DEF 0 +#if (RTE_USART2_RX_PORT_ID_DEF == 0) +#define RTE_USART2_RX_DEF 0 +#elif (RTE_USART2_RX_PORT_ID_DEF == 1) +#define RTE_USART2_RX_DEF 1 +#define RTE_USART2_RX_PORT_DEF GPIOA +#define RTE_USART2_RX_BIT_DEF 3 +#else +#error "Invalid USART2_RX Pin Configuration!" +#endif + +// USART2_CK Pin <0=>Not Used <1=>PA4 +#define RTE_USART2_CK_PORT_ID_DEF 0 +#if (RTE_USART2_CK_PORT_ID_DEF == 0) +#define RTE_USART2_CK_DEF 0 +#elif (RTE_USART2_CK_PORT_ID_DEF == 1) +#define RTE_USART2_CK_DEF 1 +#define RTE_USART2_CK_PORT_DEF GPIOA +#define RTE_USART2_CK_BIT_DEF 4 +#else +#error "Invalid USART2_CK Pin Configuration!" +#endif + +// USART2_CTS Pin <0=>Not Used <1=>PA0 +#define RTE_USART2_CTS_PORT_ID_DEF 0 +#if (RTE_USART2_CTS_PORT_ID_DEF == 0) +#define RTE_USART2_CTS_DEF 0 +#elif (RTE_USART2_CTS_PORT_ID_DEF == 1) +#define RTE_USART2_CTS_DEF 1 +#define RTE_USART2_CTS_PORT_DEF GPIOA +#define RTE_USART2_CTS_BIT_DEF 0 +#else +#error "Invalid USART2_CTS Pin Configuration!" +#endif + +// USART2_RTS Pin <0=>Not Used <1=>PA1 +#define RTE_USART2_RTS_PORT_ID_DEF 0 +#if (RTE_USART2_RTS_PORT_ID_DEF == 0) +#define RTE_USART2_RTS_DEF 0 +#elif (RTE_USART2_RTS_PORT_ID_DEF == 1) +#define RTE_USART2_RTS_DEF 1 +#define RTE_USART2_RTS_PORT_DEF GPIOA +#define RTE_USART2_RTS_BIT_DEF 1 +#else +#error "Invalid USART2_RTS Pin Configuration!" +#endif + +// USART2 Pin Remap +// Enable USART2 Pin Remapping +#define RTE_USART2_REMAP_FULL 0 + +// USART2_TX Pin <0=>Not Used <1=>PD5 +#define RTE_USART2_TX_PORT_ID_FULL 0 +#if (RTE_USART2_TX_PORT_ID_FULL == 0) +#define RTE_USART2_TX_FULL 0 +#elif (RTE_USART2_TX_PORT_ID_FULL == 1) +#define RTE_USART2_TX_FULL 1 +#define RTE_USART2_TX_PORT_FULL GPIOD +#define RTE_USART2_TX_BIT_FULL 5 +#else +#error "Invalid USART2_TX Pin Configuration!" +#endif + +// USART2_RX Pin <0=>Not Used <1=>PD6 +#define RTE_USART2_RX_PORT_ID_FULL 0 +#if (RTE_USART2_RX_PORT_ID_FULL == 0) +#define RTE_USART2_RX_FULL 0 +#elif (RTE_USART2_RX_PORT_ID_FULL == 1) +#define RTE_USART2_RX_FULL 1 +#define RTE_USART2_RX_PORT_FULL GPIOD +#define RTE_USART2_RX_BIT_FULL 6 +#else +#error "Invalid USART2_RX Pin Configuration!" +#endif + +// USART2_CK Pin <0=>Not Used <1=>PD7 +#define RTE_USART2_CK_PORT_ID_FULL 0 +#if (RTE_USART2_CK_PORT_ID_FULL == 0) +#define RTE_USART2_CK_FULL 0 +#elif (RTE_USART2_CK_PORT_ID_FULL == 1) +#define RTE_USART2_CK_FULL 1 +#define RTE_USART2_CK_PORT_FULL GPIOD +#define RTE_USART2_CK_BIT_FULL 7 +#else +#error "Invalid USART2_CK Pin Configuration!" +#endif + +// USART2_CTS Pin <0=>Not Used <1=>PD3 +#define RTE_USART2_CTS_PORT_ID_FULL 0 +#if (RTE_USART2_CTS_PORT_ID_FULL == 0) +#define RTE_USART2_CTS_FULL 0 +#elif (RTE_USART2_CTS_PORT_ID_FULL == 1) +#define RTE_USART2_CTS_FULL 1 +#define RTE_USART2_CTS_PORT_FULL GPIOD +#define RTE_USART2_CTS_BIT_FULL 3 +#else +#error "Invalid USART2_CTS Pin Configuration!" +#endif + +// USART2_RTS Pin <0=>Not Used <1=>PD4 +#define RTE_USART2_RTS_PORT_ID_FULL 0 +#if (RTE_USART2_RTS_PORT_ID_FULL == 0) +#define RTE_USART2_RTS_FULL 0 +#elif (RTE_USART2_RTS_PORT_ID_FULL == 1) +#define RTE_USART2_RTS_FULL 1 +#define RTE_USART2_RTS_PORT_FULL GPIOD +#define RTE_USART2_RTS_BIT_FULL 4 +#else +#error "Invalid USART2_RTS Pin Configuration!" +#endif +// + +#if (RTE_USART2_REMAP_FULL) +#define RTE_USART2_AF_REMAP AFIO_USART2_REMAP +#define RTE_USART2_TX RTE_USART2_TX_FULL +#define RTE_USART2_TX_PORT RTE_USART2_TX_PORT_FULL +#define RTE_USART2_TX_BIT RTE_USART2_TX_BIT_FULL +#define RTE_USART2_RX RTE_USART2_RX_FULL +#define RTE_USART2_RX_PORT RTE_USART2_RX_PORT_FULL +#define RTE_USART2_RX_BIT RTE_USART2_RX_BIT_FULL +#define RTE_USART2_CK RTE_USART2_CK_FULL +#define RTE_USART2_CK_PORT RTE_USART2_CK_PORT_FULL +#define RTE_USART2_CK_BIT RTE_USART2_CK_BIT_FULL +#define RTE_USART2_CTS RTE_USART2_CTS_FULL +#define RTE_USART2_CTS_PORT RTE_USART2_CTS_PORT_FULL +#define RTE_USART2_CTS_BIT RTE_USART2_CTS_BIT_FULL +#define RTE_USART2_RTS RTE_USART2_RTS_FULL +#define RTE_USART2_RTS_PORT RTE_USART2_RTS_PORT_FULL +#define RTE_USART2_RTS_BIT RTE_USART2_RTS_BIT_FULL +#else +#define RTE_USART2_AF_REMAP AFIO_USART2_NO_REMAP +#define RTE_USART2_TX RTE_USART2_TX_DEF +#define RTE_USART2_TX_PORT RTE_USART2_TX_PORT_DEF +#define RTE_USART2_TX_BIT RTE_USART2_TX_BIT_DEF +#define RTE_USART2_RX RTE_USART2_RX_DEF +#define RTE_USART2_RX_PORT RTE_USART2_RX_PORT_DEF +#define RTE_USART2_RX_BIT RTE_USART2_RX_BIT_DEF +#define RTE_USART2_CK RTE_USART2_CK_DEF +#define RTE_USART2_CK_PORT RTE_USART2_CK_PORT_DEF +#define RTE_USART2_CK_BIT RTE_USART2_CK_BIT_DEF +#define RTE_USART2_CTS RTE_USART2_CTS_DEF +#define RTE_USART2_CTS_PORT RTE_USART2_CTS_PORT_DEF +#define RTE_USART2_CTS_BIT RTE_USART2_CTS_BIT_DEF +#define RTE_USART2_RTS RTE_USART2_RTS_DEF +#define RTE_USART2_RTS_PORT RTE_USART2_RTS_PORT_DEF +#define RTE_USART2_RTS_BIT RTE_USART2_RTS_BIT_DEF +#endif + +// DMA Rx +// Number <1=>1 +// Selects DMA Number (only DMA1 can be used) +// Channel <6=>6 +// Selects DMA Channel (only Channel 6 can be used) +// Priority <0=>Low <1=>Medium <2=>High <3=>Very high +// Set DMA Channel priority +// +#define RTE_USART2_RX_DMA 0 +#define RTE_USART2_RX_DMA_NUMBER 1 +#define RTE_USART2_RX_DMA_CHANNEL 6 +#define RTE_USART2_RX_DMA_PRIORITY 0 + +// DMA Tx +// Number <1=>1 +// Selects DMA Number (only DMA1 can be used) +// Channel <7=>7 +// Selects DMA Channel (only Channel 7 can be used) +// Priority <0=>Low <1=>Medium <2=>High <3=>Very high +// Set DMA Channel priority +// +#define RTE_USART2_TX_DMA 0 +#define RTE_USART2_TX_DMA_NUMBER 1 +#define RTE_USART2_TX_DMA_CHANNEL 7 +#define RTE_USART2_TX_DMA_PRIORITY 0 + +// + + +// USART3 (Universal synchronous asynchronous receiver transmitter) +// Configuration settings for Driver_USART3 in component ::CMSIS Driver:USART +#define RTE_USART3 0 + +// USART3_TX Pin <0=>Not Used <1=>PB10 +#define RTE_USART3_TX_PORT_ID_DEF 0 +#if (RTE_USART3_TX_PORT_ID_DEF == 0) +#define RTE_USART3_TX_DEF 0 +#elif (RTE_USART3_TX_PORT_ID_DEF == 1) +#define RTE_USART3_TX_DEF 1 +#define RTE_USART3_TX_PORT_DEF GPIOB +#define RTE_USART3_TX_BIT_DEF 10 +#else +#error "Invalid USART3_TX Pin Configuration!" +#endif + +// USART3_RX Pin <0=>Not Used <1=>PB11 +#define RTE_USART3_RX_PORT_ID_DEF 0 +#if (RTE_USART3_RX_PORT_ID_DEF == 0) +#define RTE_USART3_RX_DEF 0 +#elif (RTE_USART3_RX_PORT_ID_DEF == 1) +#define RTE_USART3_RX_DEF 1 +#define RTE_USART3_RX_PORT_DEF GPIOB +#define RTE_USART3_RX_BIT_DEF 11 +#else +#error "Invalid USART3_RX Pin Configuration!" +#endif + +// USART3_CK Pin <0=>Not Used <1=>PB12 +#define RTE_USART3_CK_PORT_ID_DEF 0 +#if (RTE_USART3_CK_PORT_ID_DEF == 0) +#define RTE_USART3_CK_DEF 0 +#elif (RTE_USART3_CK_PORT_ID_DEF == 1) +#define RTE_USART3_CK_DEF 1 +#define RTE_USART3_CK_PORT_DEF GPIOB +#define RTE_USART3_CK_BIT_DEF 12 +#else +#error "Invalid USART3_CK Pin Configuration!" +#endif + +// USART3_CTS Pin <0=>Not Used <1=>PB13 +#define RTE_USART3_CTS_PORT_ID_DEF 0 +#if (RTE_USART3_CTS_PORT_ID_DEF == 0) +#define RTE_USART3_CTS_DEF 0 +#elif (RTE_USART3_CTS_PORT_ID_DEF == 1) +#define RTE_USART3_CTS_DEF 1 +#define RTE_USART3_CTS_PORT_DEF GPIOB +#define RTE_USART3_CTS_BIT_DEF 13 +#else +#error "Invalid USART3_CTS Pin Configuration!" +#endif + +// USART3_RTS Pin <0=>Not Used <1=>PB14 +#define RTE_USART3_RTS_PORT_ID_DEF 0 +#if (RTE_USART3_RTS_PORT_ID_DEF == 0) +#define RTE_USART3_RTS_DEF 0 +#elif (RTE_USART3_RTS_PORT_ID_DEF == 1) +#define RTE_USART3_RTS_DEF 1 +#define RTE_USART3_RTS_PORT_DEF GPIOB +#define RTE_USART3_RTS_BIT_DEF 14 +#else +#error "Invalid USART3_RTS Pin Configuration!" +#endif + +// USART3 Partial Pin Remap +// Enable USART3 Partial Pin Remapping +#define RTE_USART3_REMAP_PARTIAL 0 + +// USART3_TX Pin <0=>Not Used <1=>PC10 +#define RTE_USART3_TX_PORT_ID_PARTIAL 0 +#if (RTE_USART3_TX_PORT_ID_PARTIAL == 0) +#define RTE_USART3_TX_PARTIAL 0 +#elif (RTE_USART3_TX_PORT_ID_PARTIAL == 1) +#define RTE_USART3_TX_PARTIAL 1 +#define RTE_USART3_TX_PORT_PARTIAL GPIOC +#define RTE_USART3_TX_BIT_PARTIAL 10 +#else +#error "Invalid USART3_TX Pin Configuration!" +#endif + +// USART3_RX Pin <0=>Not Used <1=>PC11 +#define RTE_USART3_RX_PORT_ID_PARTIAL 0 +#if (RTE_USART3_RX_PORT_ID_PARTIAL == 0) +#define RTE_USART3_RX_PARTIAL 0 +#elif (RTE_USART3_RX_PORT_ID_PARTIAL == 1) +#define RTE_USART3_RX_PARTIAL 1 +#define RTE_USART3_RX_PORT_PARTIAL GPIOC +#define RTE_USART3_RX_BIT_PARTIAL 11 +#else +#error "Invalid USART3_RX Pin Configuration!" +#endif + +// USART3_CK Pin <0=>Not Used <1=>PC12 +#define RTE_USART3_CK_PORT_ID_PARTIAL 0 +#if (RTE_USART3_CK_PORT_ID_PARTIAL == 0) +#define RTE_USART3_CK_PARTIAL 0 +#elif (RTE_USART3_CK_PORT_ID_PARTIAL == 1) +#define RTE_USART3_CK_PARTIAL 1 +#define RTE_USART3_CK_PORT_PARTIAL GPIOC +#define RTE_USART3_CK_BIT_PARTIAL 12 +#else +#error "Invalid USART3_CK Pin Configuration!" +#endif +// + +// USART3 Full Pin Remap +// Enable USART3 Full Pin Remapping +#define RTE_USART3_REMAP_FULL 0 + +// USART3_TX Pin <0=>Not Used <1=>PD8 +#define RTE_USART3_TX_PORT_ID_FULL 0 +#if (RTE_USART3_TX_PORT_ID_FULL == 0) +#define RTE_USART3_TX_FULL 0 +#elif (RTE_USART3_TX_PORT_ID_FULL == 1) +#define RTE_USART3_TX_FULL 1 +#define RTE_USART3_TX_PORT_FULL GPIOD +#define RTE_USART3_TX_BIT_FULL 8 +#else +#error "Invalid USART3_TX Pin Configuration!" +#endif + +// USART3_RX Pin <0=>Not Used <1=>PD9 +#define RTE_USART3_RX_PORT_ID_FULL 0 +#if (RTE_USART3_RX_PORT_ID_FULL == 0) +#define RTE_USART3_RX_FULL 0 +#elif (RTE_USART3_RX_PORT_ID_FULL == 1) +#define RTE_USART3_RX_FULL 1 +#define RTE_USART3_RX_PORT_FULL GPIOD +#define RTE_USART3_RX_BIT_FULL 9 +#else +#error "Invalid USART3_RX Pin Configuration!" +#endif + +// USART3_CK Pin <0=>Not Used <1=>PD10 +#define RTE_USART3_CK_PORT_ID_FULL 0 +#if (RTE_USART3_CK_PORT_ID_FULL == 0) +#define RTE_USART3_CK_FULL 0 +#elif (RTE_USART3_CK_PORT_ID_FULL == 1) +#define RTE_USART3_CK_FULL 1 +#define RTE_USART3_CK_PORT_FULL GPIOD +#define RTE_USART3_CK_BIT_FULL 10 +#else +#error "Invalid USART3_CK Pin Configuration!" +#endif + +// USART3_CTS Pin <0=>Not Used <1=>PD11 +#define RTE_USART3_CTS_PORT_ID_FULL 0 +#if (RTE_USART3_CTS_PORT_ID_FULL == 0) +#define RTE_USART3_CTS_FULL 0 +#elif (RTE_USART3_CTS_PORT_ID_FULL == 1) +#define RTE_USART3_CTS_FULL 1 +#define RTE_USART3_CTS_PORT_FULL GPIOD +#define RTE_USART3_CTS_BIT_FULL 11 +#else +#error "Invalid USART3_CTS Pin Configuration!" +#endif + +// USART3_RTS Pin <0=>Not Used <1=>PD12 +#define RTE_USART3_RTS_PORT_ID_FULL 0 +#if (RTE_USART3_RTS_PORT_ID_FULL == 0) +#define RTE_USART3_RTS_FULL 0 +#elif (RTE_USART3_RTS_PORT_ID_FULL == 1) +#define RTE_USART3_RTS_FULL 1 +#define RTE_USART3_RTS_PORT_FULL GPIOD +#define RTE_USART3_RTS_BIT_FULL 12 +#else +#error "Invalid USART3_RTS Pin Configuration!" +#endif +// + +#if ((RTE_USART3_REMAP_PARTIAL == 1) && (RTE_USART3_REMAP_FULL == 1)) +#error "Invalid USART3 Pin Remap Configuration!" +#endif + +#if (RTE_USART3_REMAP_FULL) +#define RTE_USART3_AF_REMAP AFIO_USART3_REMAP_FULL +#define RTE_USART3_TX RTE_USART3_TX_FULL +#define RTE_USART3_TX_PORT RTE_USART3_TX_PORT_FULL +#define RTE_USART3_TX_BIT RTE_USART3_TX_BIT_FULL +#define RTE_USART3_RX RTE_USART3_RX_FULL +#define RTE_USART3_RX_PORT RTE_USART3_RX_PORT_FULL +#define RTE_USART3_RX_BIT RTE_USART3_RX_BIT_FULL +#define RTE_USART3_CK RTE_USART3_CK_FULL +#define RTE_USART3_CK_PORT RTE_USART3_CK_PORT_FULL +#define RTE_USART3_CK_BIT RTE_USART3_CK_BIT_FULL +#define RTE_USART3_CTS RTE_USART3_CTS_FULL +#define RTE_USART3_CTS_PORT RTE_USART3_CTS_PORT_FULL +#define RTE_USART3_CTS_BIT RTE_USART3_CTS_BIT_FULL +#define RTE_USART3_RTS RTE_USART3_RTS_FULL +#define RTE_USART3_RTS_PORT RTE_USART3_RTS_PORT_FULL +#define RTE_USART3_RTS_BIT RTE_USART3_RTS_BIT_FULL +#elif (RTE_USART3_REMAP_PARTIAL) +#define RTE_USART3_AF_REMAP AFIO_USART3_REMAP_PARTIAL +#define RTE_USART3_TX RTE_USART3_TX_PARTIAL +#define RTE_USART3_TX_PORT RTE_USART3_TX_PORT_PARTIAL +#define RTE_USART3_TX_BIT RTE_USART3_TX_BIT_PARTIAL +#define RTE_USART3_RX RTE_USART3_RX_PARTIAL +#define RTE_USART3_RX_PORT RTE_USART3_RX_PORT_PARTIAL +#define RTE_USART3_RX_BIT RTE_USART3_RX_BIT_PARTIAL +#define RTE_USART3_CK RTE_USART3_CK_PARTIAL +#define RTE_USART3_CK_PORT RTE_USART3_CK_PORT_PARTIAL +#define RTE_USART3_CK_BIT RTE_USART3_CK_BIT_PARTIAL +#define RTE_USART3_CTS RTE_USART3_CTS_DEF +#define RTE_USART3_CTS_PORT RTE_USART3_CTS_PORT_DEF +#define RTE_USART3_CTS_BIT RTE_USART3_CTS_BIT_DEF +#define RTE_USART3_RTS RTE_USART3_RTS_DEF +#define RTE_USART3_RTS_PORT RTE_USART3_RTS_PORT_DEF +#define RTE_USART3_RTS_BIT RTE_USART3_RTS_BIT_DEF +#else +#define RTE_USART3_AF_REMAP AFIO_USART3_NO_REMAP +#define RTE_USART3_TX RTE_USART3_TX_DEF +#define RTE_USART3_TX_PORT RTE_USART3_TX_PORT_DEF +#define RTE_USART3_TX_BIT RTE_USART3_TX_BIT_DEF +#define RTE_USART3_RX RTE_USART3_RX_DEF +#define RTE_USART3_RX_PORT RTE_USART3_RX_PORT_DEF +#define RTE_USART3_RX_BIT RTE_USART3_RX_BIT_DEF +#define RTE_USART3_CK RTE_USART3_CK_DEF +#define RTE_USART3_CK_PORT RTE_USART3_CK_PORT_DEF +#define RTE_USART3_CK_BIT RTE_USART3_CK_BIT_DEF +#define RTE_USART3_CTS RTE_USART3_CTS_DEF +#define RTE_USART3_CTS_PORT RTE_USART3_CTS_PORT_DEF +#define RTE_USART3_CTS_BIT RTE_USART3_CTS_BIT_DEF +#define RTE_USART3_RTS RTE_USART3_RTS_DEF +#define RTE_USART3_RTS_PORT RTE_USART3_RTS_PORT_DEF +#define RTE_USART3_RTS_BIT RTE_USART3_RTS_BIT_DEF +#endif + +// DMA Rx +// Number <1=>1 +// Selects DMA Number (only DMA1 can be used) +// Channel <3=>3 +// Selects DMA Channel (only Channel 3 can be used) +// Priority <0=>Low <1=>Medium <2=>High <3=>Very high +// Sets DMA Channel priority +// +#define RTE_USART3_RX_DMA 0 +#define RTE_USART3_RX_DMA_NUMBER 1 +#define RTE_USART3_RX_DMA_CHANNEL 3 +#define RTE_USART3_RX_DMA_PRIORITY 0 + +// DMA Tx +// Number <1=>1 +// Selects DMA Number (only DMA1 can be used) +// Channel <2=>2 +// Selects DMA Channel (only Channel 2 can be used) +// Priority <0=>Low <1=>Medium <2=>High <3=>Very high +// Sets DMA Channel priority +// +#define RTE_USART3_TX_DMA 0 +#define RTE_USART3_TX_DMA_NUMBER 1 +#define RTE_USART3_TX_DMA_CHANNEL 2 +#define RTE_USART3_TX_DMA_PRIORITY 0 + +// + + +// UART4 (Universal asynchronous receiver transmitter) +// Configuration settings for Driver_USART4 in component ::CMSIS Driver:USART +#define RTE_UART4 0 +#define RTE_UART4_AF_REMAP AFIO_UNAVAILABLE_REMAP + +// UART4_TX Pin <0=>Not Used <1=>PC10 +#define RTE_UART4_TX_ID 0 +#if (RTE_UART4_TX_ID == 0) +#define RTE_UART4_TX 0 +#elif (RTE_UART4_TX_ID == 1) +#define RTE_UART4_TX 1 +#define RTE_UART4_TX_PORT GPIOC +#define RTE_UART4_TX_BIT 10 +#else +#error "Invalid UART4_TX Pin Configuration!" +#endif + +// UART4_RX Pin <0=>Not Used <1=>PC11 +#define RTE_UART4_RX_ID 0 +#if (RTE_UART4_RX_ID == 0) +#define RTE_UART4_RX 0 +#elif (RTE_UART4_RX_ID == 1) +#define RTE_UART4_RX 1 +#define RTE_UART4_RX_PORT GPIOC +#define RTE_UART4_RX_BIT 11 +#else +#error "Invalid UART4_RX Pin Configuration!" +#endif + + +// DMA Rx +// Number <2=>2 +// Selects DMA Number (only DMA2 can be used) +// Channel <3=>3 +// Selects DMA Channel (only Channel 3 can be used) +// Priority <0=>Low <1=>Medium <2=>High <3=>Very high +// Sets DMA Channel priority +// +#define RTE_UART4_RX_DMA 0 +#define RTE_UART4_RX_DMA_NUMBER 2 +#define RTE_UART4_RX_DMA_CHANNEL 3 +#define RTE_UART4_RX_DMA_PRIORITY 0 + +// DMA Tx +// Number <2=>2 +// Selects DMA Number (only DMA2 can be used) +// Channel <5=>5 +// Selects DMA Channel (only Channel 5 can be used) +// Priority <0=>Low <1=>Medium <2=>High <3=>Very high +// Sets DMA Channel priority +// +#define RTE_UART4_TX_DMA 0 +#define RTE_UART4_TX_DMA_NUMBER 2 +#define RTE_UART4_TX_DMA_CHANNEL 5 +#define RTE_UART4_TX_DMA_PRIORITY 0 + +// + + +// UART5 (Universal asynchronous receiver transmitter) +// Configuration settings for Driver_USART5 in component ::CMSIS Driver:USART +#define RTE_UART5 0 +#define RTE_UART5_AF_REMAP AFIO_UNAVAILABLE_REMAP + +// UART5_TX Pin <0=>Not Used <1=>PC12 +#define RTE_UART5_TX_ID 0 +#if (RTE_UART5_TX_ID == 0) +#define RTE_UART5_TX 0 +#elif (RTE_UART5_TX_ID == 1) +#define RTE_UART5_TX 1 +#define RTE_UART5_TX_PORT GPIOC +#define RTE_UART5_TX_BIT 12 +#else +#error "Invalid UART5_TX Pin Configuration!" +#endif + +// UART5_RX Pin <0=>Not Used <1=>PD2 +#define RTE_UART5_RX_ID 0 +#if (RTE_UART5_RX_ID == 0) +#define RTE_UART5_RX 0 +#elif (RTE_UART5_RX_ID == 1) +#define RTE_UART5_RX 1 +#define RTE_UART5_RX_PORT GPIOD +#define RTE_UART5_RX_BIT 2 +#else +#error "Invalid UART5_RX Pin Configuration!" +#endif +// + + +// I2C1 (Inter-integrated Circuit Interface 1) +// Configuration settings for Driver_I2C1 in component ::CMSIS Driver:I2C +#define RTE_I2C1 0 + +// I2C1_SCL Pin <0=>PB6 +#define RTE_I2C1_SCL_PORT_ID_DEF 0 +#if (RTE_I2C1_SCL_PORT_ID_DEF == 0) +#define RTE_I2C1_SCL_PORT_DEF GPIOB +#define RTE_I2C1_SCL_BIT_DEF 6 +#else +#error "Invalid I2C1_SCL Pin Configuration!" +#endif + +// I2C1_SDA Pin <0=>PB7 +#define RTE_I2C1_SDA_PORT_ID_DEF 0 +#if (RTE_I2C1_SDA_PORT_ID_DEF == 0) +#define RTE_I2C1_SDA_PORT_DEF GPIOB +#define RTE_I2C1_SDA_BIT_DEF 7 +#else +#error "Invalid I2C1_SCL Pin Configuration!" +#endif + +// I2C1 Pin Remap +// Enable I2C1 Pin Remapping +#define RTE_I2C1_REMAP_FULL 0 + +// I2C1_SCL Pin <0=>PB8 +#define RTE_I2C1_SCL_PORT_ID_FULL 0 +#if (RTE_I2C1_SCL_PORT_ID_FULL == 0) +#define RTE_I2C1_SCL_PORT_FULL GPIOB +#define RTE_I2C1_SCL_BIT_FULL 8 +#else +#error "Invalid I2C1_SCL Pin Configuration!" +#endif + +// I2C1_SDA Pin <0=>PB9 +#define RTE_I2C1_SDA_PORT_ID_FULL 0 +#if (RTE_I2C1_SDA_PORT_ID_FULL == 0) +#define RTE_I2C1_SDA_PORT_FULL GPIOB +#define RTE_I2C1_SDA_BIT_FULL 9 +#else +#error "Invalid I2C1_SCL Pin Configuration!" +#endif + +// + +#if (RTE_I2C1_REMAP_FULL) +#define RTE_I2C1_AF_REMAP AFIO_I2C1_REMAP +#define RTE_I2C1_SCL_PORT RTE_I2C1_SCL_PORT_FULL +#define RTE_I2C1_SCL_BIT RTE_I2C1_SCL_BIT_FULL +#define RTE_I2C1_SDA_PORT RTE_I2C1_SDA_PORT_FULL +#define RTE_I2C1_SDA_BIT RTE_I2C1_SDA_BIT_FULL +#else +#define RTE_I2C1_AF_REMAP AFIO_I2C1_NO_REMAP +#define RTE_I2C1_SCL_PORT RTE_I2C1_SCL_PORT_DEF +#define RTE_I2C1_SCL_BIT RTE_I2C1_SCL_BIT_DEF +#define RTE_I2C1_SDA_PORT RTE_I2C1_SDA_PORT_DEF +#define RTE_I2C1_SDA_BIT RTE_I2C1_SDA_BIT_DEF +#endif + + +// DMA Rx +// Number <1=>1 +// Selects DMA Number (only DMA1 can be used) +// Channel <7=>7 +// Selects DMA Channel (only Channel 7 can be used) +// Priority <0=>Low <1=>Medium <2=>High <3=>Very High +// Selects DMA Priority +// +#define RTE_I2C1_RX_DMA 0 +#define RTE_I2C1_RX_DMA_NUMBER 1 +#define RTE_I2C1_RX_DMA_CHANNEL 7 +#define RTE_I2C1_RX_DMA_PRIORITY 0 + +// DMA Tx +// Number <1=>1 +// Selects DMA Number (only DMA1 can be used) +// Channel <6=>6 +// Selects DMA Channel (only Channel 6 can be used) +// Priority <0=>Low <1=>Medium <2=>High <3=>Very High +// Selects DMA Priority +// +#define RTE_I2C1_TX_DMA 0 +#define RTE_I2C1_TX_DMA_NUMBER 1 +#define RTE_I2C1_TX_DMA_CHANNEL 6 +#define RTE_I2C1_TX_DMA_PRIORITY 0 + +// + + +// I2C2 (Inter-integrated Circuit Interface 2) +// Configuration settings for Driver_I2C2 in component ::CMSIS Driver:I2C +#define RTE_I2C2 0 +#define RTE_I2C2_AF_REMAP AFIO_UNAVAILABLE_REMAP + +// I2C2_SCL Pin <0=>PB10 +#define RTE_I2C2_SCL_PORT_ID 0 +#if (RTE_I2C2_SCL_PORT_ID == 0) +#define RTE_I2C2_SCL_PORT GPIOB +#define RTE_I2C2_SCL_BIT 10 +#else +#error "Invalid I2C2_SCL Pin Configuration!" +#endif + +// I2C2_SDA Pin <0=>PB11 +#define RTE_I2C2_SDA_PORT_ID 0 +#if (RTE_I2C2_SDA_PORT_ID == 0) +#define RTE_I2C2_SDA_PORT GPIOB +#define RTE_I2C2_SDA_BIT 11 +#else +#error "Invalid I2C2_SCL Pin Configuration!" +#endif + +// DMA Rx +// Number <1=>1 +// Selects DMA Number (only DMA1 can be used) +// Channel <5=>5 +// Selects DMA Channel (only Channel 5 can be used) +// Priority <0=>Low <1=>Medium <2=>High <3=>Very High +// Selects DMA Priority +// +#define RTE_I2C2_RX_DMA 1 +#define RTE_I2C2_RX_DMA_NUMBER 1 +#define RTE_I2C2_RX_DMA_CHANNEL 5 +#define RTE_I2C2_RX_DMA_PRIORITY 0 + +// DMA Tx +// Number <1=>1 +// Selects DMA Number (only DMA1 can be used) +// Channel <4=>4 +// Selects DMA Channel (only Channel 4 can be used) +// Priority <0=>Low <1=>Medium <2=>High <3=>Very High +// Selects DMA Priority +// +#define RTE_I2C2_TX_DMA 1 +#define RTE_I2C2_TX_DMA_NUMBER 1 +#define RTE_I2C2_TX_DMA_CHANNEL 4 +#define RTE_I2C2_TX_DMA_PRIORITY 0 + +// + + +// SPI1 (Serial Peripheral Interface 1) [Driver_SPI1] +// Configuration settings for Driver_SPI1 in component ::CMSIS Driver:SPI +#define RTE_SPI1 0 + +// SPI1_NSS Pin +// Configure Pin if exists +// GPIO Pxy (x = A..G, y = 0..15) +// Port <0=>GPIOA <1=>GPIOB <2=>GPIOC <3=>GPIOD +// <4=>GPIOE <5=>GPIOF <6=>GPIOG +// Selects Port Name +// Bit <0-15> +// Selects Port Bit +// +#define RTE_SPI1_NSS_PIN 1 +#define RTE_SPI1_NSS_PORT GPIO_PORT(0) +#define RTE_SPI1_NSS_BIT 4 + +// SPI1_SCK Pin <0=>PA5 +#define RTE_SPI1_SCK_PORT_ID_DEF 0 +#if (RTE_SPI1_SCK_PORT_ID_DEF == 0) +#define RTE_SPI1_SCK_PORT_DEF GPIOA +#define RTE_SPI1_SCK_BIT_DEF 5 +#else +#error "Invalid SPI1_SCK Pin Configuration!" +#endif + +// SPI1_MISO Pin <0=>Not Used <1=>PA6 +#define RTE_SPI1_MISO_PORT_ID_DEF 0 +#if (RTE_SPI1_MISO_PORT_ID_DEF == 0) +#define RTE_SPI1_MISO_DEF 0 +#elif (RTE_SPI1_MISO_PORT_ID_DEF == 1) +#define RTE_SPI1_MISO_DEF 1 +#define RTE_SPI1_MISO_PORT_DEF GPIOA +#define RTE_SPI1_MISO_BIT_DEF 6 +#else +#error "Invalid SPI1_MISO Pin Configuration!" +#endif + +// SPI1_MOSI Pin <0=>Not Used <1=>PA7 +#define RTE_SPI1_MOSI_PORT_ID_DEF 0 +#if (RTE_SPI1_MOSI_PORT_ID_DEF == 0) +#define RTE_SPI1_MOSI_DEF 0 +#elif (RTE_SPI1_MOSI_PORT_ID_DEF == 1) +#define RTE_SPI1_MOSI_DEF 1 +#define RTE_SPI1_MOSI_PORT_DEF GPIOA +#define RTE_SPI1_MOSI_BIT_DEF 7 +#else +#error "Invalid SPI1_MISO Pin Configuration!" +#endif + +// SPI1 Pin Remap +// Enable SPI1 Pin Remapping. +#define RTE_SPI1_REMAP 0 + +// SPI1_SCK Pin <0=>PB3 +#define RTE_SPI1_SCK_PORT_ID_FULL 0 +#if (RTE_SPI1_SCK_PORT_ID_FULL == 0) +#define RTE_SPI1_SCK_PORT_FULL GPIOB +#define RTE_SPI1_SCK_BIT_FULL 3 +#else +#error "Invalid SPI1_SCK Pin Configuration!" +#endif + +// SPI1_MISO Pin <0=>Not Used <1=>PB4 +#define RTE_SPI1_MISO_PORT_ID_FULL 0 +#if (RTE_SPI1_MISO_PORT_ID_FULL == 0) +#define RTE_SPI1_MISO_FULL 0 +#elif (RTE_SPI1_MISO_PORT_ID_FULL == 1) +#define RTE_SPI1_MISO_FULL 1 +#define RTE_SPI1_MISO_PORT_FULL GPIOB +#define RTE_SPI1_MISO_BIT_FULL 4 +#else +#error "Invalid SPI1_MISO Pin Configuration!" +#endif +// SPI1_MOSI Pin <0=>Not Used <1=>PB5 +#define RTE_SPI1_MOSI_PORT_ID_FULL 0 +#if (RTE_SPI1_MOSI_PORT_ID_FULL == 0) +#define RTE_SPI1_MOSI_FULL 0 +#elif (RTE_SPI1_MOSI_PORT_ID_FULL == 1) +#define RTE_SPI1_MOSI_FULL 1 +#define RTE_SPI1_MOSI_PORT_FULL GPIOB +#define RTE_SPI1_MOSI_BIT_FULL 5 +#else +#error "Invalid SPI1_MOSI Pin Configuration!" +#endif + +// + +#if (RTE_SPI1_REMAP) +#define RTE_SPI1_AF_REMAP AFIO_SPI1_REMAP +#define RTE_SPI1_SCK_PORT RTE_SPI1_SCK_PORT_FULL +#define RTE_SPI1_SCK_BIT RTE_SPI1_SCK_BIT_FULL +#define RTE_SPI1_MISO RTE_SPI1_MISO_FULL +#define RTE_SPI1_MISO_PORT RTE_SPI1_MISO_PORT_FULL +#define RTE_SPI1_MISO_BIT RTE_SPI1_MISO_BIT_FULL +#define RTE_SPI1_MOSI RTE_SPI1_MOSI_FULL +#define RTE_SPI1_MOSI_PORT RTE_SPI1_MOSI_PORT_FULL +#define RTE_SPI1_MOSI_BIT RTE_SPI1_MOSI_BIT_FULL +#else +#define RTE_SPI1_AF_REMAP AFIO_SPI1_NO_REMAP +#define RTE_SPI1_SCK_PORT RTE_SPI1_SCK_PORT_DEF +#define RTE_SPI1_SCK_BIT RTE_SPI1_SCK_BIT_DEF +#define RTE_SPI1_MISO RTE_SPI1_MISO_DEF +#define RTE_SPI1_MISO_PORT RTE_SPI1_MISO_PORT_DEF +#define RTE_SPI1_MISO_BIT RTE_SPI1_MISO_BIT_DEF +#define RTE_SPI1_MOSI RTE_SPI1_MOSI_DEF +#define RTE_SPI1_MOSI_PORT RTE_SPI1_MOSI_PORT_DEF +#define RTE_SPI1_MOSI_BIT RTE_SPI1_MOSI_BIT_DEF +#endif + +// DMA Rx +// Number <1=>1 +// Selects DMA Number (only DMA1 can be used) +// Channel <2=>2 +// Selects DMA Channel (only Channel 2 can be used) +// Priority <0=>Low <1=>Medium <2=>High <3=>Very High +// Selects DMA Priority +// +#define RTE_SPI1_RX_DMA 0 +#define RTE_SPI1_RX_DMA_NUMBER 1 +#define RTE_SPI1_RX_DMA_CHANNEL 2 +#define RTE_SPI1_RX_DMA_PRIORITY 0 + +// DMA Tx +// Number <1=>1 +// Selects DMA Number (only DMA1 can be used) +// Channel <3=>3 +// Selects DMA Channel (only Channel 3 can be used) +// Priority <0=>Low <1=>Medium <2=>High <3=>Very High +// Selects DMA Priority +// +#define RTE_SPI1_TX_DMA 0 +#define RTE_SPI1_TX_DMA_NUMBER 1 +#define RTE_SPI1_TX_DMA_CHANNEL 3 +#define RTE_SPI1_TX_DMA_PRIORITY 0 + +// + + +// SPI2 (Serial Peripheral Interface 2) [Driver_SPI2] +// Configuration settings for Driver_SPI2 in component ::CMSIS Driver:SPI +#define RTE_SPI2 0 + +// SPI2_NSS Pin +// Configure Pin if exists +// GPIO Pxy (x = A..G, y = 0..15) +// Port <0=>GPIOA <1=>GPIOB <2=>GPIOC <3=>GPIOD +// <4=>GPIOE <5=>GPIOF <6=>GPIOG +// Selects Port Name +// Bit <0-15> +// Selects Port Bit +// +#define RTE_SPI2_NSS_PIN 1 +#define RTE_SPI2_NSS_PORT GPIO_PORT(1) +#define RTE_SPI2_NSS_BIT 12 + +// SPI2_SCK Pin <0=>PB13 +#define RTE_SPI2_SCK_PORT_ID 0 +#if (RTE_SPI2_SCK_PORT_ID == 0) +#define RTE_SPI2_SCK_PORT GPIOB +#define RTE_SPI2_SCK_BIT 13 +#define RTE_SPI2_SCK_REMAP 0 +#else +#error "Invalid SPI2_SCK Pin Configuration!" +#endif + +// SPI2_MISO Pin <0=>Not Used <1=>PB14 +#define RTE_SPI2_MISO_PORT_ID 0 +#if (RTE_SPI2_MISO_PORT_ID == 0) +#define RTE_SPI2_MISO 0 +#elif (RTE_SPI2_MISO_PORT_ID == 1) +#define RTE_SPI2_MISO 1 +#define RTE_SPI2_MISO_PORT GPIOB +#define RTE_SPI2_MISO_BIT 14 +#define RTE_SPI2_MISO_REMAP 0 +#else +#error "Invalid SPI2_MISO Pin Configuration!" +#endif + +// SPI2_MOSI Pin <0=>Not Used <1=>PB15 +#define RTE_SPI2_MOSI_PORT_ID 0 +#if (RTE_SPI2_MOSI_PORT_ID == 0) +#define RTE_SPI2_MOSI 0 +#elif (RTE_SPI2_MOSI_PORT_ID == 1) +#define RTE_SPI2_MOSI 1 +#define RTE_SPI2_MOSI_PORT GPIOB +#define RTE_SPI2_MOSI_BIT 15 +#define RTE_SPI2_MOSI_REMAP 0 +#else +#error "Invalid SPI2_MISO Pin Configuration!" +#endif + +// DMA Rx +// Number <1=>1 +// Selects DMA Number (only DMA1 can be used) +// Channel <4=>4 +// Selects DMA Channel (only Channel 4 can be used) +// Priority <0=>Low <1=>Medium <2=>High <3=>Very High +// Selects DMA Priority +// +#define RTE_SPI2_RX_DMA 0 +#define RTE_SPI2_RX_DMA_NUMBER 1 +#define RTE_SPI2_RX_DMA_CHANNEL 4 +#define RTE_SPI2_RX_DMA_PRIORITY 0 + +// DMA Tx +// Number <1=>1 +// Selects DMA Number (only DMA1 can be used) +// Channel <5=>5 +// Selects DMA Channel (only Channel 5 can be used) +// Priority <0=>Low <1=>Medium <2=>High <3=>Very High +// Selects DMA Priority +// +#define RTE_SPI2_TX_DMA 0 +#define RTE_SPI2_TX_DMA_NUMBER 1 +#define RTE_SPI2_TX_DMA_CHANNEL 5 +#define RTE_SPI2_TX_DMA_PRIORITY 0 + +// + + +// SPI3 (Serial Peripheral Interface 3) [Driver_SPI3] +// Configuration settings for Driver_SPI3 in component ::CMSIS Driver:SPI +#define RTE_SPI3 0 + +// SPI3_NSS Pin +// Configure Pin if exists +// GPIO Pxy (x = A..G, y = 0..15) +// Port <0=>GPIOA <1=>GPIOB <2=>GPIOC <3=>GPIOD +// <4=>GPIOE <5=>GPIOF <6=>GPIOG +// Selects Port Name +// Bit <0-15> +// Selects Port Bit +// +#define RTE_SPI3_NSS_PIN 1 +#define RTE_SPI3_NSS_PORT GPIO_PORT(0) +#define RTE_SPI3_NSS_BIT 15 + +// SPI3_SCK Pin <0=>PB3 +#define RTE_SPI3_SCK_PORT_ID_DEF 0 +#if (RTE_SPI3_SCK_PORT_ID_DEF == 0) +#define RTE_SPI3_SCK_PORT_DEF GPIOB +#define RTE_SPI3_SCK_BIT_DEF 3 +#else +#error "Invalid SPI3_SCK Pin Configuration!" +#endif + +// SPI3_MISO Pin <0=>Not Used <1=>PB4 +#define RTE_SPI3_MISO_PORT_ID_DEF 0 +#if (RTE_SPI3_MISO_PORT_ID_DEF == 0) +#define RTE_SPI3_MISO_DEF 0 +#elif (RTE_SPI3_MISO_PORT_ID_DEF == 1) +#define RTE_SPI3_MISO_DEF 1 +#define RTE_SPI3_MISO_PORT_DEF GPIOB +#define RTE_SPI3_MISO_BIT_DEF 4 +#else +#error "Invalid SPI3_MISO Pin Configuration!" +#endif + +// SPI3_MOSI <0=>Not Used Pin <1=>PB5 +#define RTE_SPI3_MOSI_PORT_ID_DEF 0 +#if (RTE_SPI3_MOSI_PORT_ID_DEF == 0) +#define RTE_SPI3_MOSI_DEF 0 +#elif (RTE_SPI3_MOSI_PORT_ID_DEF == 1) +#define RTE_SPI3_MOSI_DEF 1 +#define RTE_SPI3_MOSI_PORT_DEF GPIOB +#define RTE_SPI3_MOSI_BIT_DEF 5 +#else +#error "Invalid SPI3_MOSI Pin Configuration!" +#endif + +// SPI3 Pin Remap +// Enable SPI3 Pin Remapping. +// SPI 3 Pin Remapping is available only in connectivity line devices! +#define RTE_SPI3_REMAP 0 + +// SPI3_SCK Pin <0=>PC10 +#define RTE_SPI3_SCK_PORT_ID_FULL 0 +#if (RTE_SPI3_SCK_PORT_ID_FULL == 0) +#define RTE_SPI3_SCK_PORT_FULL GPIOC +#define RTE_SPI3_SCK_BIT_FULL 10 +#else +#error "Invalid SPI3_SCK Pin Configuration!" +#endif + +// SPI3_MISO Pin <0=>Not Used <1=>PC11 +#define RTE_SPI3_MISO_PORT_ID_FULL 0 +#if (RTE_SPI3_MISO_PORT_ID_FULL == 0) +#define RTE_SPI3_MISO_FULL 0 +#elif (RTE_SPI3_MISO_PORT_ID_FULL == 1) +#define RTE_SPI3_MISO_FULL 1 +#define RTE_SPI3_MISO_PORT_FULL GPIOC +#define RTE_SPI3_MISO_BIT_FULL 11 +#else +#error "Invalid SPI3_MISO Pin Configuration!" +#endif +// SPI3_MOSI Pin <0=>Not Used <1=>PC12 +#define RTE_SPI3_MOSI_PORT_ID_FULL 0 +#if (RTE_SPI3_MOSI_PORT_ID_FULL == 0) +#define RTE_SPI3_MOSI_FULL 0 +#elif (RTE_SPI3_MOSI_PORT_ID_FULL == 1) +#define RTE_SPI3_MOSI_FULL 1 +#define RTE_SPI3_MOSI_PORT_FULL GPIOC +#define RTE_SPI3_MOSI_BIT_FULL 12 +#else +#error "Invalid SPI3_MOSI Pin Configuration!" +#endif + +// + +#if (RTE_SPI3_REMAP) +#define RTE_SPI3_AF_REMAP AFIO_SPI3_REMAP +#define RTE_SPI3_SCK_PORT RTE_SPI3_SCK_PORT_FULL +#define RTE_SPI3_SCK_BIT RTE_SPI3_SCK_BIT_FULL +#define RTE_SPI3_MISO RTE_SPI3_MISO_FULL +#define RTE_SPI3_MISO_PORT RTE_SPI3_MISO_PORT_FULL +#define RTE_SPI3_MISO_BIT RTE_SPI3_MISO_BIT_FULL +#define RTE_SPI3_MOSI RTE_SPI3_MOSI_FULL +#define RTE_SPI3_MOSI_PORT RTE_SPI3_MOSI_PORT_FULL +#define RTE_SPI3_MOSI_BIT RTE_SPI3_MOSI_BIT_FULL +#else +#define RTE_SPI3_AF_REMAP AFIO_SPI3_NO_REMAP +#define RTE_SPI3_SCK_PORT RTE_SPI3_SCK_PORT_DEF +#define RTE_SPI3_SCK_BIT RTE_SPI3_SCK_BIT_DEF +#define RTE_SPI3_MISO RTE_SPI3_MISO_DEF +#define RTE_SPI3_MISO_PORT RTE_SPI3_MISO_PORT_DEF +#define RTE_SPI3_MISO_BIT RTE_SPI3_MISO_BIT_DEF +#define RTE_SPI3_MOSI RTE_SPI3_MOSI_DEF +#define RTE_SPI3_MOSI_PORT RTE_SPI3_MOSI_PORT_DEF +#define RTE_SPI3_MOSI_BIT RTE_SPI3_MOSI_BIT_DEF +#endif + +// DMA Rx +// Number <2=>2 +// Selects DMA Number (only DMA2 can be used) +// Channel <1=>1 +// Selects DMA Channel (only Channel 1 can be used) +// Priority <0=>Low <1=>Medium <2=>High <3=>Very High +// Selects DMA Priority +// +#define RTE_SPI3_RX_DMA 0 +#define RTE_SPI3_RX_DMA_NUMBER 2 +#define RTE_SPI3_RX_DMA_CHANNEL 1 +#define RTE_SPI3_RX_DMA_PRIORITY 0 + +// DMA Tx +// Number <2=>2 +// Selects DMA Number (only DMA2 can be used) +// Channel <2=>2 +// Selects DMA Channel (only Channel 2 can be used) +// Priority <0=>Low <1=>Medium <2=>High <3=>Very High +// Selects DMA Priority +// +#define RTE_SPI3_TX_DMA 0 +#define RTE_SPI3_TX_DMA_NUMBER 2 +#define RTE_SPI3_TX_DMA_CHANNEL 2 +#define RTE_SPI3_TX_DMA_PRIORITY 0 + +// + + +// SDIO (Secure Digital Input/Output) [Driver_MCI0] +// Configuration settings for Driver_MCI0 in component ::CMSIS Driver:MCI +#define RTE_SDIO 0 + +// SDIO Peripheral Bus +// SDIO_CK Pin <0=>PC12 +#define RTE_SDIO_CK_PORT_ID 0 +#if (RTE_SDIO_CK_PORT_ID == 0) + #define RTE_SDIO_CK_PORT GPIOC + #define RTE_SDIO_CK_PIN 12 +#else + #error "Invalid SDIO_CLK Pin Configuration!" +#endif +// SDIO_CMD Pin <0=>PD2 +#define RTE_SDIO_CMD_PORT_ID 0 +#if (RTE_SDIO_CMD_PORT_ID == 0) + #define RTE_SDIO_CMD_PORT GPIOD + #define RTE_SDIO_CMD_PIN 2 +#else + #error "Invalid SDIO_CMD Pin Configuration!" +#endif +// SDIO_D0 Pin <0=>PC8 +#define RTE_SDIO_D0_PORT_ID 0 +#if (RTE_SDIO_D0_PORT_ID == 0) + #define RTE_SDIO_D0_PORT GPIOC + #define RTE_SDIO_D0_PIN 8 +#else + #error "Invalid SDIO_DAT0 Pin Configuration!" +#endif +// SDIO_D[1 .. 3] +#define RTE_SDIO_BUS_WIDTH_4 1 +// SDIO_D1 Pin <0=>PC9 +#define RTE_SDIO_D1_PORT_ID 0 +#if (RTE_SDIO_D1_PORT_ID == 0) + #define RTE_SDIO_D1_PORT GPIOC + #define RTE_SDIO_D1_PIN 9 +#else + #error "Invalid SDIO_D1 Pin Configuration!" +#endif +// SDIO_D2 Pin <0=>PC10 +#define RTE_SDIO_D2_PORT_ID 0 +#if (RTE_SDIO_D2_PORT_ID == 0) + #define RTE_SDIO_D2_PORT GPIOC + #define RTE_SDIO_D2_PIN 10 +#else + #error "Invalid SDIO_D2 Pin Configuration!" +#endif +// SDIO_D3 Pin <0=>PC11 +#define RTE_SDIO_D3_PORT_ID 0 +#if (RTE_SDIO_D3_PORT_ID == 0) + #define RTE_SDIO_D3_PORT GPIOC + #define RTE_SDIO_D3_PIN 11 +#else + #error "Invalid SDIO_D3 Pin Configuration!" +#endif +// SDIO_D[1 .. 3] +// SDIO_D[4 .. 7] +#define RTE_SDIO_BUS_WIDTH_8 0 +// SDIO_D4 Pin <0=>PB8 +#define RTE_SDIO_D4_PORT_ID 0 +#if (RTE_SDIO_D4_PORT_ID == 0) + #define RTE_SDIO_D4_PORT GPIOB + #define RTE_SDIO_D4_PIN 8 +#else + #error "Invalid SDIO_D4 Pin Configuration!" +#endif +// SDIO_D5 Pin <0=>PB9 +#define RTE_SDIO_D5_PORT_ID 0 +#if (RTE_SDIO_D5_PORT_ID == 0) + #define RTE_SDIO_D5_PORT GPIOB + #define RTE_SDIO_D5_PIN 9 +#else + #error "Invalid SDIO_D5 Pin Configuration!" +#endif +// SDIO_D6 Pin <0=>PC6 +#define RTE_SDIO_D6_PORT_ID 0 +#if (RTE_SDIO_D6_PORT_ID == 0) + #define RTE_SDIO_D6_PORT GPIOC + #define RTE_SDIO_D6_PIN 6 +#else + #error "Invalid SDIO_D6 Pin Configuration!" +#endif +// SDIO_D7 Pin <0=>PC7 +#define RTE_SDIO_D7_PORT_ID 0 +#if (RTE_SDIO_D7_PORT_ID == 0) + #define RTE_SDIO_D7_PORT GPIOC + #define RTE_SDIO_D7_PIN 7 +#else + #error "Invalid SDIO_D7 Pin Configuration!" +#endif +// SDIO_D[4 .. 7] +// SDIO Peripheral Bus + +// Card Detect Pin +// Configure Pin if exists +// GPIO Pxy (x = A..H, y = 0..15) or (x = I, y = 0..11) +// Active State <0=>Low <1=>High +// Selects Active State Logical Level +// Port <0=>GPIOA <1=>GPIOB <2=>GPIOC <3=>GPIOD +// <4=>GPIOE <5=>GPIOF <6=>GPIOG +// Selects Port Name +// Bit <0-15> +// Selects Port Bit +// +#define RTE_SDIO_CD_EN 1 +#define RTE_SDIO_CD_ACTIVE 0 +#define RTE_SDIO_CD_PORT GPIO_PORT(5) +#define RTE_SDIO_CD_PIN 11 + +// Write Protect Pin +// Configure Pin if exists +// GPIO Pxy (x = A..H, y = 0..15) or (x = I, y = 0..11) +// Active State <0=>Low <1=>High +// Selects Active State Logical Level +// Port <0=>GPIOA <1=>GPIOB <2=>GPIOC <3=>GPIOD +// <4=>GPIOE <5=>GPIOF <6=>GPIOG +// Selects Port Name +// Bit <0-15> +// Selects Port Bit +// +#define RTE_SDIO_WP_EN 0 +#define RTE_SDIO_WP_ACTIVE 1 +#define RTE_SDIO_WP_PORT GPIO_PORT(0) +#define RTE_SDIO_WP_PIN 10 + +// DMA +// Number <2=>2 +// Selects DMA Number (only DMA2 can be used) +// Channel <4=>4 +// Selects DMA Channel (only Channel 4 can be used) +// Priority <0=>Low <1=>Medium <2=>High <3=>Very High +// Selects DMA Priority +// +#define RTE_SDIO_DMA_NUMBER 2 +#define RTE_SDIO_DMA_CHANNEL 4 +#define RTE_SDIO_DMA_PRIORITY 0 + +// + + +// CAN1 (Controller Area Network 1) [Driver_CAN1] +// Configuration settings for Driver_CAN1 in component ::CMSIS Driver:CAN +#define RTE_CAN1 0 + +// CAN1_RX Pin <0=>PA11 <1=>PB8 <2=>PD0 +#define RTE_CAN1_RX_PORT_ID 0 +#if (RTE_CAN1_RX_PORT_ID == 0) +#define RTE_CAN1_RX_PORT GPIOA +#define RTE_CAN1_RX_BIT 11 +#elif (RTE_CAN1_RX_PORT_ID == 1) +#define RTE_CAN1_RX_PORT GPIOB +#define RTE_CAN1_RX_BIT 8 +#elif (RTE_CAN1_RX_PORT_ID == 2) +#define RTE_CAN1_RX_PORT GPIOD +#define RTE_CAN1_RX_BIT 0 +#else +#error "Invalid CAN1_RX Pin Configuration!" +#endif + +// CAN1_TX Pin <0=>PA12 <1=>PB9 <2=>PD1 +#define RTE_CAN1_TX_PORT_ID 0 +#if (RTE_CAN1_TX_PORT_ID == 0) +#define RTE_CAN1_TX_PORT GPIOA +#define RTE_CAN1_TX_BIT 12 +#elif (RTE_CAN1_TX_PORT_ID == 1) +#define RTE_CAN1_TX_PORT GPIOB +#define RTE_CAN1_TX_BIT 9 +#elif (RTE_CAN1_TX_PORT_ID == 2) +#define RTE_CAN1_TX_PORT GPIOD +#define RTE_CAN1_TX_BIT 1 +#else +#error "Invalid CAN1_TX Pin Configuration!" +#endif + +// + + +// CAN2 (Controller Area Network 2) [Driver_CAN2] +// Configuration settings for Driver_CAN2 in component ::CMSIS Driver:CAN +#define RTE_CAN2 0 + +// CAN2_RX Pin <0=>PB5 <1=>PB12 +#define RTE_CAN2_RX_PORT_ID 0 +#if (RTE_CAN2_RX_PORT_ID == 0) +#define RTE_CAN2_RX_PORT GPIOB +#define RTE_CAN2_RX_BIT 5 +#elif (RTE_CAN2_RX_PORT_ID == 1) +#define RTE_CAN2_RX_PORT GPIOB +#define RTE_CAN2_RX_BIT 12 +#else +#error "Invalid CAN2_RX Pin Configuration!" +#endif + +// CAN2_TX Pin <0=>PB6 <1=>PB13 +#define RTE_CAN2_TX_PORT_ID 0 +#if (RTE_CAN2_TX_PORT_ID == 0) +#define RTE_CAN2_TX_PORT GPIOB +#define RTE_CAN2_TX_BIT 6 +#elif (RTE_CAN2_TX_PORT_ID == 1) +#define RTE_CAN2_TX_PORT GPIOB +#define RTE_CAN2_TX_BIT 13 +#else +#error "Invalid CAN2_TX Pin Configuration!" +#endif + +// + + +// ETH (Ethernet Interface) [Driver_ETH_MAC0] +// Configuration settings for Driver_ETH_MAC0 in component ::CMSIS Driver:Ethernet MAC +#define RTE_ETH 0 + +// MII (Media Independent Interface) +// Enable Media Independent Interface pin configuration +#define RTE_ETH_MII 0 + +// ETH_MII_TX_CLK Pin <0=>PC3 +#define RTE_ETH_MII_TX_CLK_PORT_ID 0 +#if (RTE_ETH_MII_TX_CLK_PORT_ID == 0) +#define RTE_ETH_MII_TX_CLK_PORT GPIOC +#define RTE_ETH_MII_TX_CLK_PIN 3 +#else +#error "Invalid ETH_MII_TX_CLK Pin Configuration!" +#endif +// ETH_MII_TXD0 Pin <0=>PB12 +#define RTE_ETH_MII_TXD0_PORT_ID 0 +#if (RTE_ETH_MII_TXD0_PORT_ID == 0) +#define RTE_ETH_MII_TXD0_PORT GPIOB +#define RTE_ETH_MII_TXD0_PIN 12 +#else +#error "Invalid ETH_MII_TXD0 Pin Configuration!" +#endif +// ETH_MII_TXD1 Pin <0=>PB13 +#define RTE_ETH_MII_TXD1_PORT_ID 0 +#if (RTE_ETH_MII_TXD1_PORT_ID == 0) +#define RTE_ETH_MII_TXD1_PORT GPIOB +#define RTE_ETH_MII_TXD1_PIN 13 +#else +#error "Invalid ETH_MII_TXD1 Pin Configuration!" +#endif +// ETH_MII_TXD2 Pin <0=>PC2 +#define RTE_ETH_MII_TXD2_PORT_ID 0 +#if (RTE_ETH_MII_TXD2_PORT_ID == 0) +#define RTE_ETH_MII_TXD2_PORT GPIOC +#define RTE_ETH_MII_TXD2_PIN 2 +#else +#error "Invalid ETH_MII_TXD2 Pin Configuration!" +#endif +// ETH_MII_TXD3 Pin <0=>PB8 +#define RTE_ETH_MII_TXD3_PORT_ID 0 +#if (RTE_ETH_MII_TXD3_PORT_ID == 0) +#define RTE_ETH_MII_TXD3_PORT GPIOB +#define RTE_ETH_MII_TXD3_PIN 8 +#else +#error "Invalid ETH_MII_TXD3 Pin Configuration!" +#endif +// ETH_MII_TX_EN Pin <0=>PB11 +#define RTE_ETH_MII_TX_EN_PORT_ID 0 +#if (RTE_ETH_MII_TX_EN_PORT_ID == 0) +#define RTE_ETH_MII_TX_EN_PORT GPIOB +#define RTE_ETH_MII_TX_EN_PIN 11 +#else +#error "Invalid ETH_MII_TX_EN Pin Configuration!" +#endif +// ETH_MII_RX_CLK Pin <0=>PA1 +#define RTE_ETH_MII_RX_CLK_PORT_ID 0 +#if (RTE_ETH_MII_RX_CLK_PORT_ID == 0) +#define RTE_ETH_MII_RX_CLK_PORT GPIOA +#define RTE_ETH_MII_RX_CLK_PIN 1 +#else +#error "Invalid ETH_MII_RX_CLK Pin Configuration!" +#endif +// ETH_MII_RXD0 Pin <0=>PC4 +#define RTE_ETH_MII_RXD0_DEF 0 + +// ETH_MII_RXD1 Pin <0=>PC5 +#define RTE_ETH_MII_RXD1_DEF 0 + +// ETH_MII_RXD2 Pin <0=>PB0 +#define RTE_ETH_MII_RXD2_DEF 0 + +// ETH_MII_RXD3 Pin <0=>PB1 <1=>PD12 +#define RTE_ETH_MII_RXD3_DEF 0 + +// ETH_MII_RX_DV Pin <0=>PA7 +#define RTE_ETH_MII_RX_DV_DEF 0 + +// ETH_MII_RX_ER Pin <0=>PB10 +#define RTE_ETH_MII_RX_ER_PORT_ID 0 +#if (RTE_ETH_MII_RX_ER_PORT_ID == 0) +#define RTE_ETH_MII_RX_ER_PORT GPIOB +#define RTE_ETH_MII_RX_ER_PIN 10 +#else +#error "Invalid ETH_MII_RX_ER Pin Configuration!" +#endif +// ETH_MII_CRS Pin <0=>PA0 +#define RTE_ETH_MII_CRS_PORT_ID 0 +#if (RTE_ETH_MII_CRS_PORT_ID == 0) +#define RTE_ETH_MII_CRS_PORT GPIOA +#define RTE_ETH_MII_CRS_PIN 0 +#else +#error "Invalid ETH_MII_CRS Pin Configuration!" +#endif +// ETH_MII_COL Pin <0=>PA3 +#define RTE_ETH_MII_COL_PORT_ID 0 +#if (RTE_ETH_MII_COL_PORT_ID == 0) +#define RTE_ETH_MII_COL_PORT GPIOA +#define RTE_ETH_MII_COL_PIN 3 +#else +#error "Invalid ETH_MII_COL Pin Configuration!" +#endif + +// Ethernet MAC I/O remapping +// Remap Ethernet pins +#define RTE_ETH_MII_REMAP 0 + +// ETH_MII_RXD0 Pin <1=>PD9 +#define RTE_ETH_MII_RXD0_REMAP 1 + +// ETH_MII_RXD1 Pin <1=>PD10 +#define RTE_ETH_MII_RXD1_REMAP 1 + +// ETH_MII_RXD2 Pin <1=>PD11 +#define RTE_ETH_MII_RXD2_REMAP 1 + +// ETH_MII_RXD3 Pin <1=>PD12 +#define RTE_ETH_MII_RXD3_REMAP 1 + +// ETH_MII_RX_DV Pin <1=>PD8 +#define RTE_ETH_MII_RX_DV_REMAP 1 +// + +// + +#if ((RTE_ETH_MII_REMAP == 0) && (RTE_ETH_MII_RXD0_DEF == 0)) +#define RTE_ETH_MII_RXD0_PORT GPIOC +#define RTE_ETH_MII_RXD0_PIN 4 +#elif ((RTE_ETH_MII_REMAP == 1) && (RTE_ETH_MII_RXD0_REMAP == 1)) +#define RTE_ETH_MII_RXD0_PORT GPIOD +#define RTE_ETH_MII_RXD0_PIN 9 +#else +#error "Invalid ETH_MII_RXD0 Pin Configuration!" +#endif + +#if ((RTE_ETH_MII_REMAP == 0) && (RTE_ETH_MII_RXD1_DEF == 0)) +#define RTE_ETH_MII_RXD1_PORT GPIOC +#define RTE_ETH_MII_RXD1_PIN 5 +#elif ((RTE_ETH_MII_REMAP == 1) && (RTE_ETH_MII_RXD1_REMAP == 1)) +#define RTE_ETH_MII_RXD1_PORT GPIOD +#define RTE_ETH_MII_RXD1_PIN 10 +#else +#error "Invalid ETH_MII_RXD1 Pin Configuration!" +#endif + +#if ((RTE_ETH_MII_REMAP == 0) && (RTE_ETH_MII_RXD2_DEF == 0)) +#define RTE_ETH_MII_RXD2_PORT GPIOB +#define RTE_ETH_MII_RXD2_PIN 0 +#elif ((RTE_ETH_MII_REMAP == 1) && (RTE_ETH_MII_RXD2_REMAP == 1)) +#define RTE_ETH_MII_RXD2_PORT GPIOD +#define RTE_ETH_MII_RXD2_PIN 11 +#else +#error "Invalid ETH_MII_RXD2 Pin Configuration!" +#endif + +#if ((RTE_ETH_MII_REMAP == 0) && (RTE_ETH_MII_RXD3_DEF == 0)) +#define RTE_ETH_MII_RXD3_PORT GPIOB +#define RTE_ETH_MII_RXD3_PIN 1 +#elif ((RTE_ETH_MII_REMAP == 1) && (RTE_ETH_MII_RXD3_REMAP == 1)) +#define RTE_ETH_MII_RXD3_PORT GPIOD +#define RTE_ETH_MII_RXD3_PIN 12 +#else +#error "Invalid ETH_MII_RXD3 Pin Configuration!" +#endif + +#if ((RTE_ETH_MII_REMAP == 0) && (RTE_ETH_MII_RX_DV_DEF == 0)) +#define RTE_ETH_MII_RX_DV_PORT GPIOA +#define RTE_ETH_MII_RX_DV_PIN 7 +#elif ((RTE_ETH_MII_REMAP == 1) && (RTE_ETH_MII_RX_DV_REMAP == 1)) +#define RTE_ETH_MII_RX_DV_PORT GPIOD +#define RTE_ETH_MII_RX_DV_PIN 8 +#else +#error "Invalid ETH_MII_RX_DV Pin Configuration!" +#endif + +// RMII (Reduced Media Independent Interface) +#define RTE_ETH_RMII 0 + +// ETH_RMII_TXD0 Pin <0=>PB12 +#define RTE_ETH_RMII_TXD0_PORT_ID 0 +#if (RTE_ETH_RMII_TXD0_PORT_ID == 0) +#define RTE_ETH_RMII_TXD0_PORT GPIOB +#define RTE_ETH_RMII_TXD0_PIN 12 +#else +#error "Invalid ETH_RMII_TXD0 Pin Configuration!" +#endif +// ETH_RMII_TXD1 Pin <0=>PB13 +#define RTE_ETH_RMII_TXD1_PORT_ID 0 +#if (RTE_ETH_RMII_TXD1_PORT_ID == 0) +#define RTE_ETH_RMII_TXD1_PORT GPIOB +#define RTE_ETH_RMII_TXD1_PIN 13 +#else +#error "Invalid ETH_RMII_TXD1 Pin Configuration!" +#endif +// ETH_RMII_TX_EN Pin <0=>PB11 +#define RTE_ETH_RMII_TX_EN_PORT_ID 0 +#if (RTE_ETH_RMII_TX_EN_PORT_ID == 0) +#define RTE_ETH_RMII_TX_EN_PORT GPIOB +#define RTE_ETH_RMII_TX_EN_PIN 11 +#else +#error "Invalid ETH_RMII_TX_EN Pin Configuration!" +#endif +// ETH_RMII_RXD0 Pin <0=>PC4 +#define RTE_ETH_RMII_RXD0_DEF 0 + +// ETH_RMII_RXD1 Pin <0=>PC5 +#define RTE_ETH_RMII_RXD1_DEF 0 + +// ETH_RMII_REF_CLK Pin <0=>PA1 +#define RTE_ETH_RMII_REF_CLK_PORT_ID 0 +#if (RTE_ETH_RMII_REF_CLK_PORT_ID == 0) +#define RTE_ETH_RMII_REF_CLK_PORT GPIOA +#define RTE_ETH_RMII_REF_CLK_PIN 1 +#else +#error "Invalid ETH_RMII_REF_CLK Pin Configuration!" +#endif +// ETH_RMII_CRS_DV Pin <0=>PA7 +#define RTE_ETH_RMII_CRS_DV_DEF 0 + +// Ethernet MAC I/O remapping +// Remap Ethernet pins +#define RTE_ETH_RMII_REMAP 0 +// ETH_RMII_RXD0 Pin <1=>PD9 +#define RTE_ETH_RMII_RXD0_REMAP 1 + +// ETH_RMII_RXD1 Pin <1=>PD10 +#define RTE_ETH_RMII_RXD1_REMAP 1 + +// ETH_RMII_CRS_DV Pin <1=>PD8 +#define RTE_ETH_RMII_CRS_DV_REMAP 1 +// + +#if ((RTE_ETH_RMII_REMAP == 0) && (RTE_ETH_RMII_RXD0_DEF == 0)) +#define RTE_ETH_RMII_RXD0_PORT GPIOC +#define RTE_ETH_RMII_RXD0_PIN 4 +#elif ((RTE_ETH_RMII_REMAP == 1) && (RTE_ETH_RMII_RXD0_REMAP == 1)) +#define RTE_ETH_RMII_RXD0_PORT GPIOD +#define RTE_ETH_RMII_RXD0_PIN 9 +#else +#error "Invalid ETH_RMII_RXD0 Pin Configuration!" +#endif + +#if ((RTE_ETH_RMII_REMAP == 0) && (RTE_ETH_RMII_RXD1_DEF == 0)) +#define RTE_ETH_RMII_RXD1_PORT GPIOC +#define RTE_ETH_RMII_RXD1_PIN 5 +#elif ((RTE_ETH_RMII_REMAP == 1) && (RTE_ETH_RMII_RXD1_REMAP == 1)) +#define RTE_ETH_RMII_RXD1_PORT GPIOD +#define RTE_ETH_RMII_RXD1_PIN 10 +#else +#error "Invalid ETH_RMII_RXD1 Pin Configuration!" +#endif + +#if ((RTE_ETH_RMII_REMAP == 0) && (RTE_ETH_RMII_CRS_DV_DEF == 0)) +#define RTE_ETH_RMII_CRS_DV_PORT GPIOA +#define RTE_ETH_RMII_CRS_DV_PIN 7 +#elif ((RTE_ETH_RMII_REMAP == 1) && (RTE_ETH_RMII_CRS_DV_REMAP == 1)) +#define RTE_ETH_RMII_CRS_DV_PORT GPIOD +#define RTE_ETH_RMII_CRS_DV_PIN 8 +#else +#error "Invalid ETH_RMII_CRS_DV Pin Configuration!" +#endif + +// + +// Management Data Interface +// ETH_MDC Pin <0=>PC1 +#define RTE_ETH_MDI_MDC_PORT_ID 0 +#if (RTE_ETH_MDI_MDC_PORT_ID == 0) +#define RTE_ETH_MDI_MDC_PORT GPIOC +#define RTE_ETH_MDI_MDC_PIN 1 +#else +#error "Invalid ETH_MDC Pin Configuration!" +#endif +// ETH_MDIO Pin <0=>PA2 +#define RTE_ETH_MDI_MDIO_PORT_ID 0 +#if (RTE_ETH_MDI_MDIO_PORT_ID == 0) +#define RTE_ETH_MDI_MDIO_PORT GPIOA +#define RTE_ETH_MDI_MDIO_PIN 2 +#else +#error "Invalid ETH_MDIO Pin Configuration!" +#endif +// + +// Reference 25MHz Clock generation on MCO pin <0=>Disabled <1=>Enabled +#define RTE_ETH_REF_CLOCK_ID 0 +#if (RTE_ETH_REF_CLOCK_ID == 0) +#define RTE_ETH_REF_CLOCK 0 +#elif (RTE_ETH_REF_CLOCK_ID == 1) +#define RTE_ETH_REF_CLOCK 1 +#else +#error "Invalid MCO Ethernet Reference Clock Configuration!" +#endif +// + + +// USB Device Full-speed +// Configuration settings for Driver_USBD0 in component ::Drivers:USB Device +#define RTE_USB_DEVICE 0 + +// CON On/Off Pin +// Configure Pin for driving D+ pull-up +// GPIO Pxy (x = A..G, y = 0..15) +// Active State <0=>Low <1=>High +// Selects Active State Logical Level +// Port <0=>GPIOA <1=>GPIOB <2=>GPIOC <3=>GPIOD +// <4=>GPIOE <5=>GPIOF <6=>GPIOG +// Selects Port Name +// Bit <0-15> +// Selects Port Bit +// +#define RTE_USB_DEVICE_CON_PIN 1 +#define RTE_USB_DEVICE_CON_ACTIVE 0 +#define RTE_USB_DEVICE_CON_PORT GPIO_PORT(1) +#define RTE_USB_DEVICE_CON_BIT 14 + +// + + +// USB OTG Full-speed +#define RTE_USB_OTG_FS 0 + +// Host [Driver_USBH0] +// Configuration settings for Driver_USBH0 in component ::Drivers:USB Host + +#define RTE_USB_OTG_FS_HOST 0 + +// VBUS Power On/Off Pin +// Configure Pin for driving VBUS +// GPIO Pxy (x = A..G, y = 0..15) +// Active State <0=>Low <1=>High +// Selects Active State Logical Level +// Port <0=>GPIOA <1=>GPIOB <2=>GPIOC <3=>GPIOD +// <4=>GPIOE <5=>GPIOF <6=>GPIOG +// Selects Port Name +// Bit <0-15> +// Selects Port Bit +// +#define RTE_OTG_FS_VBUS_PIN 1 +#define RTE_OTG_FS_VBUS_ACTIVE 0 +#define RTE_OTG_FS_VBUS_PORT GPIO_PORT(2) +#define RTE_OTG_FS_VBUS_BIT 9 + +// Overcurrent Detection Pin +// Configure Pin for overcurrent detection +// GPIO Pxy (x = A..G, y = 0..15) +// Active State <0=>Low <1=>High +// Selects Active State Logical Level +// Port <0=>GPIOA <1=>GPIOB <2=>GPIOC <3=>GPIOD +// <4=>GPIOE <5=>GPIOF <6=>GPIOG +// Selects Port Name +// Bit <0-15> +// Selects Port Bit +// +#define RTE_OTG_FS_OC_PIN 1 +#define RTE_OTG_FS_OC_ACTIVE 0 +#define RTE_OTG_FS_OC_PORT GPIO_PORT(4) +#define RTE_OTG_FS_OC_BIT 1 +// + +// + + +#endif /* __RTE_DEVICE_H */ diff --git a/steper/stm32/RTE/Device/STM32F103RB/startup_stm32f10x_md.s b/steper/stm32/RTE/Device/STM32F103RB/startup_stm32f10x_md.s new file mode 100644 index 0000000..74da96c --- /dev/null +++ b/steper/stm32/RTE/Device/STM32F103RB/startup_stm32f10x_md.s @@ -0,0 +1,307 @@ +;******************** (C) COPYRIGHT 2011 STMicroelectronics ******************** +;* File Name : startup_stm32f10x_md.s +;* Author : MCD Application Team +;* Version : V3.5.0 +;* Date : 11-March-2011 +;* Description : STM32F10x Medium Density Devices vector table for MDK-ARM +;* toolchain. +;* This module performs: +;* - Set the initial SP +;* - Set the initial PC == Reset_Handler +;* - Set the vector table entries with the exceptions ISR address +;* - Configure the clock system +;* - Branches to __main in the C library (which eventually +;* calls main()). +;* After Reset the CortexM3 processor is in Thread mode, +;* priority is Privileged, and the Stack is set to Main. +;* <<< Use Configuration Wizard in Context Menu >>> +;******************************************************************************* +; THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS +; WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. +; AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, +; INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE +; CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING +; INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. +;******************************************************************************* + +; Amount of memory (in bytes) allocated for Stack +; Tailor this value to your application needs +; Stack Configuration +; Stack Size (in Bytes) <0x0-0xFFFFFFFF:8> +; + +Stack_Size EQU 0x00000400 + + AREA STACK, NOINIT, READWRITE, ALIGN=3 +Stack_Mem SPACE Stack_Size +__initial_sp + + +; Heap Configuration +; Heap Size (in Bytes) <0x0-0xFFFFFFFF:8> +; + +Heap_Size EQU 0x00000200 + + AREA HEAP, NOINIT, READWRITE, ALIGN=3 +__heap_base +Heap_Mem SPACE Heap_Size +__heap_limit + + PRESERVE8 + THUMB + + +; Vector Table Mapped to Address 0 at Reset + AREA RESET, DATA, READONLY + EXPORT __Vectors + EXPORT __Vectors_End + EXPORT __Vectors_Size + +__Vectors DCD __initial_sp ; Top of Stack + DCD Reset_Handler ; Reset Handler + DCD NMI_Handler ; NMI Handler + DCD HardFault_Handler ; Hard Fault Handler + DCD MemManage_Handler ; MPU Fault Handler + DCD BusFault_Handler ; Bus Fault Handler + DCD UsageFault_Handler ; Usage Fault Handler + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD SVC_Handler ; SVCall Handler + DCD DebugMon_Handler ; Debug Monitor Handler + DCD 0 ; Reserved + DCD PendSV_Handler ; PendSV Handler + DCD SysTick_Handler ; SysTick Handler + + ; External Interrupts + DCD WWDG_IRQHandler ; Window Watchdog + DCD PVD_IRQHandler ; PVD through EXTI Line detect + DCD TAMPER_IRQHandler ; Tamper + DCD RTC_IRQHandler ; RTC + DCD FLASH_IRQHandler ; Flash + DCD RCC_IRQHandler ; RCC + DCD EXTI0_IRQHandler ; EXTI Line 0 + DCD EXTI1_IRQHandler ; EXTI Line 1 + DCD EXTI2_IRQHandler ; EXTI Line 2 + DCD EXTI3_IRQHandler ; EXTI Line 3 + DCD EXTI4_IRQHandler ; EXTI Line 4 + DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1 + DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2 + DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3 + DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4 + DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5 + DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6 + DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7 + DCD ADC1_2_IRQHandler ; ADC1_2 + DCD USB_HP_CAN1_TX_IRQHandler ; USB High Priority or CAN1 TX + DCD USB_LP_CAN1_RX0_IRQHandler ; USB Low Priority or CAN1 RX0 + DCD CAN1_RX1_IRQHandler ; CAN1 RX1 + DCD CAN1_SCE_IRQHandler ; CAN1 SCE + DCD EXTI9_5_IRQHandler ; EXTI Line 9..5 + DCD TIM1_BRK_IRQHandler ; TIM1 Break + DCD TIM1_UP_IRQHandler ; TIM1 Update + DCD TIM1_TRG_COM_IRQHandler ; TIM1 Trigger and Commutation + DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare + DCD TIM2_IRQHandler ; TIM2 + DCD TIM3_IRQHandler ; TIM3 + DCD TIM4_IRQHandler ; TIM4 + DCD I2C1_EV_IRQHandler ; I2C1 Event + DCD I2C1_ER_IRQHandler ; I2C1 Error + DCD I2C2_EV_IRQHandler ; I2C2 Event + DCD I2C2_ER_IRQHandler ; I2C2 Error + DCD SPI1_IRQHandler ; SPI1 + DCD SPI2_IRQHandler ; SPI2 + DCD USART1_IRQHandler ; USART1 + DCD USART2_IRQHandler ; USART2 + DCD USART3_IRQHandler ; USART3 + DCD EXTI15_10_IRQHandler ; EXTI Line 15..10 + DCD RTCAlarm_IRQHandler ; RTC Alarm through EXTI Line + DCD USBWakeUp_IRQHandler ; USB Wakeup from suspend +__Vectors_End + +__Vectors_Size EQU __Vectors_End - __Vectors + + AREA |.text|, CODE, READONLY + +; Reset handler +Reset_Handler PROC + EXPORT Reset_Handler [WEAK] + IMPORT __main + IMPORT SystemInit + LDR R0, =SystemInit + BLX R0 + LDR R0, =__main + BX R0 + ENDP + +; Dummy Exception Handlers (infinite loops which can be modified) + +NMI_Handler PROC + EXPORT NMI_Handler [WEAK] + B . + ENDP +HardFault_Handler\ + PROC + EXPORT HardFault_Handler [WEAK] + B . + ENDP +MemManage_Handler\ + PROC + EXPORT MemManage_Handler [WEAK] + B . + ENDP +BusFault_Handler\ + PROC + EXPORT BusFault_Handler [WEAK] + B . + ENDP +UsageFault_Handler\ + PROC + EXPORT UsageFault_Handler [WEAK] + B . + ENDP +SVC_Handler PROC + EXPORT SVC_Handler [WEAK] + B . + ENDP +DebugMon_Handler\ + PROC + EXPORT DebugMon_Handler [WEAK] + B . + ENDP +PendSV_Handler PROC + EXPORT PendSV_Handler [WEAK] + B . + ENDP +SysTick_Handler PROC + EXPORT SysTick_Handler [WEAK] + B . + ENDP + +Default_Handler PROC + + EXPORT WWDG_IRQHandler [WEAK] + EXPORT PVD_IRQHandler [WEAK] + EXPORT TAMPER_IRQHandler [WEAK] + EXPORT RTC_IRQHandler [WEAK] + EXPORT FLASH_IRQHandler [WEAK] + EXPORT RCC_IRQHandler [WEAK] + EXPORT EXTI0_IRQHandler [WEAK] + EXPORT EXTI1_IRQHandler [WEAK] + EXPORT EXTI2_IRQHandler [WEAK] + EXPORT EXTI3_IRQHandler [WEAK] + EXPORT EXTI4_IRQHandler [WEAK] + EXPORT DMA1_Channel1_IRQHandler [WEAK] + EXPORT DMA1_Channel2_IRQHandler [WEAK] + EXPORT DMA1_Channel3_IRQHandler [WEAK] + EXPORT DMA1_Channel4_IRQHandler [WEAK] + EXPORT DMA1_Channel5_IRQHandler [WEAK] + EXPORT DMA1_Channel6_IRQHandler [WEAK] + EXPORT DMA1_Channel7_IRQHandler [WEAK] + EXPORT ADC1_2_IRQHandler [WEAK] + EXPORT USB_HP_CAN1_TX_IRQHandler [WEAK] + EXPORT USB_LP_CAN1_RX0_IRQHandler [WEAK] + EXPORT CAN1_RX1_IRQHandler [WEAK] + EXPORT CAN1_SCE_IRQHandler [WEAK] + EXPORT EXTI9_5_IRQHandler [WEAK] + EXPORT TIM1_BRK_IRQHandler [WEAK] + EXPORT TIM1_UP_IRQHandler [WEAK] + EXPORT TIM1_TRG_COM_IRQHandler [WEAK] + EXPORT TIM1_CC_IRQHandler [WEAK] + EXPORT TIM2_IRQHandler [WEAK] + EXPORT TIM3_IRQHandler [WEAK] + EXPORT TIM4_IRQHandler [WEAK] + EXPORT I2C1_EV_IRQHandler [WEAK] + EXPORT I2C1_ER_IRQHandler [WEAK] + EXPORT I2C2_EV_IRQHandler [WEAK] + EXPORT I2C2_ER_IRQHandler [WEAK] + EXPORT SPI1_IRQHandler [WEAK] + EXPORT SPI2_IRQHandler [WEAK] + EXPORT USART1_IRQHandler [WEAK] + EXPORT USART2_IRQHandler [WEAK] + EXPORT USART3_IRQHandler [WEAK] + EXPORT EXTI15_10_IRQHandler [WEAK] + EXPORT RTCAlarm_IRQHandler [WEAK] + EXPORT USBWakeUp_IRQHandler [WEAK] + +WWDG_IRQHandler +PVD_IRQHandler +TAMPER_IRQHandler +RTC_IRQHandler +FLASH_IRQHandler +RCC_IRQHandler +EXTI0_IRQHandler +EXTI1_IRQHandler +EXTI2_IRQHandler +EXTI3_IRQHandler +EXTI4_IRQHandler +DMA1_Channel1_IRQHandler +DMA1_Channel2_IRQHandler +DMA1_Channel3_IRQHandler +DMA1_Channel4_IRQHandler +DMA1_Channel5_IRQHandler +DMA1_Channel6_IRQHandler +DMA1_Channel7_IRQHandler +ADC1_2_IRQHandler +USB_HP_CAN1_TX_IRQHandler +USB_LP_CAN1_RX0_IRQHandler +CAN1_RX1_IRQHandler +CAN1_SCE_IRQHandler +EXTI9_5_IRQHandler +TIM1_BRK_IRQHandler +TIM1_UP_IRQHandler +TIM1_TRG_COM_IRQHandler +TIM1_CC_IRQHandler +TIM2_IRQHandler +TIM3_IRQHandler +TIM4_IRQHandler +I2C1_EV_IRQHandler +I2C1_ER_IRQHandler +I2C2_EV_IRQHandler +I2C2_ER_IRQHandler +SPI1_IRQHandler +SPI2_IRQHandler +USART1_IRQHandler +USART2_IRQHandler +USART3_IRQHandler +EXTI15_10_IRQHandler +RTCAlarm_IRQHandler +USBWakeUp_IRQHandler + + B . + + ENDP + + ALIGN + +;******************************************************************************* +; User Stack and Heap initialization +;******************************************************************************* + IF :DEF:__MICROLIB + + EXPORT __initial_sp + EXPORT __heap_base + EXPORT __heap_limit + + ELSE + + IMPORT __use_two_region_memory + EXPORT __user_initial_stackheap + +__user_initial_stackheap + + LDR R0, = Heap_Mem + LDR R1, =(Stack_Mem + Stack_Size) + LDR R2, = (Heap_Mem + Heap_Size) + LDR R3, = Stack_Mem + BX LR + + ALIGN + + ENDIF + + END + +;******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE***** diff --git a/steper/stm32/RTE/Device/STM32F103RB/stm32f10x_conf.h b/steper/stm32/RTE/Device/STM32F103RB/stm32f10x_conf.h new file mode 100644 index 0000000..e49e560 --- /dev/null +++ b/steper/stm32/RTE/Device/STM32F103RB/stm32f10x_conf.h @@ -0,0 +1,124 @@ +/** + ****************************************************************************** + * @file Project/STM32F10x_StdPeriph_Template/stm32f10x_conf.h + * @author MCD Application Team + * @version V3.5.0 + * @date 08-April-2011 + * @brief Library configuration file. + ****************************************************************************** + * @attention + * + * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS + * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE + * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY + * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING + * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE + * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. + * + *

© COPYRIGHT 2011 STMicroelectronics

+ ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F10x_CONF_H +#define __STM32F10x_CONF_H + +/* Run Time Environment will set specific #define for each selected module below */ +#include "RTE_Components.h" + +#ifdef RTE_DEVICE_STDPERIPH_ADC +#include "stm32f10x_adc.h" +#endif +#ifdef RTE_DEVICE_STDPERIPH_BKP +#include "stm32f10x_bkp.h" +#endif +#ifdef RTE_DEVICE_STDPERIPH_CAN +#include "stm32f10x_can.h" +#endif +#ifdef RTE_DEVICE_STDPERIPH_CEC +#include "stm32f10x_cec.h" +#endif +#ifdef RTE_DEVICE_STDPERIPH_CRC +#include "stm32f10x_crc.h" +#endif +#ifdef RTE_DEVICE_STDPERIPH_DAC +#include "stm32f10x_dac.h" +#endif +#ifdef RTE_DEVICE_STDPERIPH_DBGMCU +#include "stm32f10x_dbgmcu.h" +#endif +#ifdef RTE_DEVICE_STDPERIPH_DMA +#include "stm32f10x_dma.h" +#endif +#ifdef RTE_DEVICE_STDPERIPH_EXTI +#include "stm32f10x_exti.h" +#endif +#ifdef RTE_DEVICE_STDPERIPH_FLASH +#include "stm32f10x_flash.h" +#endif +#ifdef RTE_DEVICE_STDPERIPH_FSMC +#include "stm32f10x_fsmc.h" +#endif +#ifdef RTE_DEVICE_STDPERIPH_GPIO +#include "stm32f10x_gpio.h" +#endif +#ifdef RTE_DEVICE_STDPERIPH_I2C +#include "stm32f10x_i2c.h" +#endif +#ifdef RTE_DEVICE_STDPERIPH_IWDG +#include "stm32f10x_iwdg.h" +#endif +#ifdef RTE_DEVICE_STDPERIPH_PWR +#include "stm32f10x_pwr.h" +#endif +#ifdef RTE_DEVICE_STDPERIPH_RCC +#include "stm32f10x_rcc.h" +#endif +#ifdef RTE_DEVICE_STDPERIPH_RTC +#include "stm32f10x_rtc.h" +#endif +#ifdef RTE_DEVICE_STDPERIPH_SDIO +#include "stm32f10x_sdio.h" +#endif +#ifdef RTE_DEVICE_STDPERIPH_SPI +#include "stm32f10x_spi.h" +#endif +#ifdef RTE_DEVICE_STDPERIPH_TIM +#include "stm32f10x_tim.h" +#endif +#ifdef RTE_DEVICE_STDPERIPH_USART +#include "stm32f10x_usart.h" +#endif +#ifdef RTE_DEVICE_STDPERIPH_WWDG +#include "stm32f10x_wwdg.h" +#endif +#ifdef RTE_DEVICE_STDPERIPH_FRAMEWORK +#include "misc.h" /* High level functions for NVIC and SysTick (add-on to CMSIS functions) */ +#endif + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/* Uncomment the line below to expanse the "assert_param" macro in the + Standard Peripheral Library drivers code */ +/* #define USE_FULL_ASSERT 1 */ + +/* Exported macro ------------------------------------------------------------*/ +#ifdef USE_FULL_ASSERT + +/** + * @brief The assert_param macro is used for function's parameters check. + * @param expr: If expr is false, it calls assert_failed function which reports + * the name of the source file and the source line number of the call + * that failed. If expr is true, it returns no value. + * @retval None + */ + #define assert_param(expr) ((expr) ? (void)0 : assert_failed((uint8_t *)__FILE__, __LINE__)) +/* Exported functions ------------------------------------------------------- */ + void assert_failed(uint8_t* file, uint32_t line); +#else + #define assert_param(expr) ((void)0) +#endif /* USE_FULL_ASSERT */ + +#endif /* __STM32F10x_CONF_H */ + +/******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ diff --git a/steper/stm32/RTE/Device/STM32F103RB/system_stm32f10x.c b/steper/stm32/RTE/Device/STM32F103RB/system_stm32f10x.c new file mode 100644 index 0000000..71efc85 --- /dev/null +++ b/steper/stm32/RTE/Device/STM32F103RB/system_stm32f10x.c @@ -0,0 +1,1094 @@ +/** + ****************************************************************************** + * @file system_stm32f10x.c + * @author MCD Application Team + * @version V3.5.0 + * @date 11-March-2011 + * @brief CMSIS Cortex-M3 Device Peripheral Access Layer System Source File. + * + * 1. This file provides two functions and one global variable to be called from + * user application: + * - SystemInit(): Setups the system clock (System clock source, PLL Multiplier + * factors, AHB/APBx prescalers and Flash settings). + * This function is called at startup just after reset and + * before branch to main program. This call is made inside + * the "startup_stm32f10x_xx.s" file. + * + * - SystemCoreClock variable: Contains the core clock (HCLK), it can be used + * by the user application to setup the SysTick + * timer or configure other parameters. + * + * - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must + * be called whenever the core clock is changed + * during program execution. + * + * 2. After each device reset the HSI (8 MHz) is used as system clock source. + * Then SystemInit() function is called, in "startup_stm32f10x_xx.s" file, to + * configure the system clock before to branch to main program. + * + * 3. If the system clock source selected by user fails to startup, the SystemInit() + * function will do nothing and HSI still used as system clock source. User can + * add some code to deal with this issue inside the SetSysClock() function. + * + * 4. The default value of HSE crystal is set to 8 MHz (or 25 MHz, depedning on + * the product used), refer to "HSE_VALUE" define in "stm32f10x.h" file. + * When HSE is used as system clock source, directly or through PLL, and you + * are using different crystal you have to adapt the HSE value to your own + * configuration. + * + ****************************************************************************** + * @attention + * + * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS + * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE + * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY + * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING + * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE + * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. + * + *

© COPYRIGHT 2011 STMicroelectronics

+ ****************************************************************************** + */ + +/** @addtogroup CMSIS + * @{ + */ + +/** @addtogroup stm32f10x_system + * @{ + */ + +/** @addtogroup STM32F10x_System_Private_Includes + * @{ + */ + +#include "stm32f10x.h" + +/** + * @} + */ + +/** @addtogroup STM32F10x_System_Private_TypesDefinitions + * @{ + */ + +/** + * @} + */ + +/** @addtogroup STM32F10x_System_Private_Defines + * @{ + */ + +/*!< Uncomment the line corresponding to the desired System clock (SYSCLK) + frequency (after reset the HSI is used as SYSCLK source) + + IMPORTANT NOTE: + ============== + 1. After each device reset the HSI is used as System clock source. + + 2. Please make sure that the selected System clock doesn't exceed your device's + maximum frequency. + + 3. If none of the define below is enabled, the HSI is used as System clock + source. + + 4. The System clock configuration functions provided within this file assume that: + - For Low, Medium and High density Value line devices an external 8MHz + crystal is used to drive the System clock. + - For Low, Medium and High density devices an external 8MHz crystal is + used to drive the System clock. + - For Connectivity line devices an external 25MHz crystal is used to drive + the System clock. + If you are using different crystal you have to adapt those functions accordingly. + */ + +#if defined (STM32F10X_LD_VL) || (defined STM32F10X_MD_VL) || (defined STM32F10X_HD_VL) +/* #define SYSCLK_FREQ_HSE HSE_VALUE */ + #define SYSCLK_FREQ_24MHz 24000000 +#else +/* #define SYSCLK_FREQ_HSE HSE_VALUE */ +/* #define SYSCLK_FREQ_24MHz 24000000 */ +/* #define SYSCLK_FREQ_36MHz 36000000 */ +/* #define SYSCLK_FREQ_48MHz 48000000 */ +/* #define SYSCLK_FREQ_56MHz 56000000 */ +#define SYSCLK_FREQ_72MHz 72000000 +#endif + +/*!< Uncomment the following line if you need to use external SRAM mounted + on STM3210E-EVAL board (STM32 High density and XL-density devices) or on + STM32100E-EVAL board (STM32 High-density value line devices) as data memory */ +#if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL) +/* #define DATA_IN_ExtSRAM */ +#endif + +/*!< Uncomment the following line if you need to relocate your vector Table in + Internal SRAM. */ +/* #define VECT_TAB_SRAM */ +#define VECT_TAB_OFFSET 0x0 /*!< Vector Table base offset field. + This value must be a multiple of 0x200. */ + + +/** + * @} + */ + +/** @addtogroup STM32F10x_System_Private_Macros + * @{ + */ + +/** + * @} + */ + +/** @addtogroup STM32F10x_System_Private_Variables + * @{ + */ + +/******************************************************************************* +* Clock Definitions +*******************************************************************************/ +#ifdef SYSCLK_FREQ_HSE + uint32_t SystemCoreClock = SYSCLK_FREQ_HSE; /*!< System Clock Frequency (Core Clock) */ +#elif defined SYSCLK_FREQ_24MHz + uint32_t SystemCoreClock = SYSCLK_FREQ_24MHz; /*!< System Clock Frequency (Core Clock) */ +#elif defined SYSCLK_FREQ_36MHz + uint32_t SystemCoreClock = SYSCLK_FREQ_36MHz; /*!< System Clock Frequency (Core Clock) */ +#elif defined SYSCLK_FREQ_48MHz + uint32_t SystemCoreClock = SYSCLK_FREQ_48MHz; /*!< System Clock Frequency (Core Clock) */ +#elif defined SYSCLK_FREQ_56MHz + uint32_t SystemCoreClock = SYSCLK_FREQ_56MHz; /*!< System Clock Frequency (Core Clock) */ +#elif defined SYSCLK_FREQ_72MHz + uint32_t SystemCoreClock = SYSCLK_FREQ_72MHz; /*!< System Clock Frequency (Core Clock) */ +#else /*!< HSI Selected as System Clock source */ + uint32_t SystemCoreClock = HSI_VALUE; /*!< System Clock Frequency (Core Clock) */ +#endif + +__I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9}; +/** + * @} + */ + +/** @addtogroup STM32F10x_System_Private_FunctionPrototypes + * @{ + */ + +static void SetSysClock(void); + +#ifdef SYSCLK_FREQ_HSE + static void SetSysClockToHSE(void); +#elif defined SYSCLK_FREQ_24MHz + static void SetSysClockTo24(void); +#elif defined SYSCLK_FREQ_36MHz + static void SetSysClockTo36(void); +#elif defined SYSCLK_FREQ_48MHz + static void SetSysClockTo48(void); +#elif defined SYSCLK_FREQ_56MHz + static void SetSysClockTo56(void); +#elif defined SYSCLK_FREQ_72MHz + static void SetSysClockTo72(void); +#endif + +#ifdef DATA_IN_ExtSRAM + static void SystemInit_ExtMemCtl(void); +#endif /* DATA_IN_ExtSRAM */ + +/** + * @} + */ + +/** @addtogroup STM32F10x_System_Private_Functions + * @{ + */ + +/** + * @brief Setup the microcontroller system + * Initialize the Embedded Flash Interface, the PLL and update the + * SystemCoreClock variable. + * @note This function should be used only after reset. + * @param None + * @retval None + */ +void SystemInit (void) +{ + /* Reset the RCC clock configuration to the default reset state(for debug purpose) */ + /* Set HSION bit */ + RCC->CR |= (uint32_t)0x00000001; + + /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */ +#ifndef STM32F10X_CL + RCC->CFGR &= (uint32_t)0xF8FF0000; +#else + RCC->CFGR &= (uint32_t)0xF0FF0000; +#endif /* STM32F10X_CL */ + + /* Reset HSEON, CSSON and PLLON bits */ + RCC->CR &= (uint32_t)0xFEF6FFFF; + + /* Reset HSEBYP bit */ + RCC->CR &= (uint32_t)0xFFFBFFFF; + + /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */ + RCC->CFGR &= (uint32_t)0xFF80FFFF; + +#ifdef STM32F10X_CL + /* Reset PLL2ON and PLL3ON bits */ + RCC->CR &= (uint32_t)0xEBFFFFFF; + + /* Disable all interrupts and clear pending bits */ + RCC->CIR = 0x00FF0000; + + /* Reset CFGR2 register */ + RCC->CFGR2 = 0x00000000; +#elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL) + /* Disable all interrupts and clear pending bits */ + RCC->CIR = 0x009F0000; + + /* Reset CFGR2 register */ + RCC->CFGR2 = 0x00000000; +#else + /* Disable all interrupts and clear pending bits */ + RCC->CIR = 0x009F0000; +#endif /* STM32F10X_CL */ + +#if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL) + #ifdef DATA_IN_ExtSRAM + SystemInit_ExtMemCtl(); + #endif /* DATA_IN_ExtSRAM */ +#endif + + /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */ + /* Configure the Flash Latency cycles and enable prefetch buffer */ + SetSysClock(); + +#ifdef VECT_TAB_SRAM + SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */ +#else + SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */ +#endif +} + +/** + * @brief Update SystemCoreClock variable according to Clock Register Values. + * The SystemCoreClock variable contains the core clock (HCLK), it can + * be used by the user application to setup the SysTick timer or configure + * other parameters. + * + * @note Each time the core clock (HCLK) changes, this function must be called + * to update SystemCoreClock variable value. Otherwise, any configuration + * based on this variable will be incorrect. + * + * @note - The system frequency computed by this function is not the real + * frequency in the chip. It is calculated based on the predefined + * constant and the selected clock source: + * + * - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*) + * + * - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**) + * + * - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) + * or HSI_VALUE(*) multiplied by the PLL factors. + * + * (*) HSI_VALUE is a constant defined in stm32f1xx.h file (default value + * 8 MHz) but the real value may vary depending on the variations + * in voltage and temperature. + * + * (**) HSE_VALUE is a constant defined in stm32f1xx.h file (default value + * 8 MHz or 25 MHz, depedning on the product used), user has to ensure + * that HSE_VALUE is same as the real frequency of the crystal used. + * Otherwise, this function may have wrong result. + * + * - The result of this function could be not correct when using fractional + * value for HSE crystal. + * @param None + * @retval None + */ +void SystemCoreClockUpdate (void) +{ + uint32_t tmp = 0, pllmull = 0, pllsource = 0; + +#ifdef STM32F10X_CL + uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0; +#endif /* STM32F10X_CL */ + +#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL) + uint32_t prediv1factor = 0; +#endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */ + + /* Get SYSCLK source -------------------------------------------------------*/ + tmp = RCC->CFGR & RCC_CFGR_SWS; + + switch (tmp) + { + case 0x00: /* HSI used as system clock */ + SystemCoreClock = HSI_VALUE; + break; + case 0x04: /* HSE used as system clock */ + SystemCoreClock = HSE_VALUE; + break; + case 0x08: /* PLL used as system clock */ + + /* Get PLL clock source and multiplication factor ----------------------*/ + pllmull = RCC->CFGR & RCC_CFGR_PLLMULL; + pllsource = RCC->CFGR & RCC_CFGR_PLLSRC; + +#ifndef STM32F10X_CL + pllmull = ( pllmull >> 18) + 2; + + if (pllsource == 0x00) + { + /* HSI oscillator clock divided by 2 selected as PLL clock entry */ + SystemCoreClock = (HSI_VALUE >> 1) * pllmull; + } + else + { + #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL) + prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1; + /* HSE oscillator clock selected as PREDIV1 clock entry */ + SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; + #else + /* HSE selected as PLL clock entry */ + if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET) + {/* HSE oscillator clock divided by 2 */ + SystemCoreClock = (HSE_VALUE >> 1) * pllmull; + } + else + { + SystemCoreClock = HSE_VALUE * pllmull; + } + #endif + } +#else + pllmull = pllmull >> 18; + + if (pllmull != 0x0D) + { + pllmull += 2; + } + else + { /* PLL multiplication factor = PLL input clock * 6.5 */ + pllmull = 13 / 2; + } + + if (pllsource == 0x00) + { + /* HSI oscillator clock divided by 2 selected as PLL clock entry */ + SystemCoreClock = (HSI_VALUE >> 1) * pllmull; + } + else + {/* PREDIV1 selected as PLL clock entry */ + + /* Get PREDIV1 clock source and division factor */ + prediv1source = RCC->CFGR2 & RCC_CFGR2_PREDIV1SRC; + prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1; + + if (prediv1source == 0) + { + /* HSE oscillator clock selected as PREDIV1 clock entry */ + SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; + } + else + {/* PLL2 clock selected as PREDIV1 clock entry */ + + /* Get PREDIV2 division factor and PLL2 multiplication factor */ + prediv2factor = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4) + 1; + pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; + SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull; + } + } +#endif /* STM32F10X_CL */ + break; + + default: + SystemCoreClock = HSI_VALUE; + break; + } + + /* Compute HCLK clock frequency ----------------*/ + /* Get HCLK prescaler */ + tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)]; + /* HCLK clock frequency */ + SystemCoreClock >>= tmp; +} + +/** + * @brief Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers. + * @param None + * @retval None + */ +static void SetSysClock(void) +{ +#ifdef SYSCLK_FREQ_HSE + SetSysClockToHSE(); +#elif defined SYSCLK_FREQ_24MHz + SetSysClockTo24(); +#elif defined SYSCLK_FREQ_36MHz + SetSysClockTo36(); +#elif defined SYSCLK_FREQ_48MHz + SetSysClockTo48(); +#elif defined SYSCLK_FREQ_56MHz + SetSysClockTo56(); +#elif defined SYSCLK_FREQ_72MHz + SetSysClockTo72(); +#endif + + /* If none of the define above is enabled, the HSI is used as System clock + source (default after reset) */ +} + +/** + * @brief Setup the external memory controller. Called in startup_stm32f10x.s + * before jump to __main + * @param None + * @retval None + */ +#ifdef DATA_IN_ExtSRAM +/** + * @brief Setup the external memory controller. + * Called in startup_stm32f10x_xx.s/.c before jump to main. + * This function configures the external SRAM mounted on STM3210E-EVAL + * board (STM32 High density devices). This SRAM will be used as program + * data memory (including heap and stack). + * @param None + * @retval None + */ +void SystemInit_ExtMemCtl(void) +{ +/*!< FSMC Bank1 NOR/SRAM3 is used for the STM3210E-EVAL, if another Bank is + required, then adjust the Register Addresses */ + + /* Enable FSMC clock */ + RCC->AHBENR = 0x00000114; + + /* Enable GPIOD, GPIOE, GPIOF and GPIOG clocks */ + RCC->APB2ENR = 0x000001E0; + +/* --------------- SRAM Data lines, NOE and NWE configuration ---------------*/ +/*---------------- SRAM Address lines configuration -------------------------*/ +/*---------------- NOE and NWE configuration --------------------------------*/ +/*---------------- NE3 configuration ----------------------------------------*/ +/*---------------- NBL0, NBL1 configuration ---------------------------------*/ + + GPIOD->CRL = 0x44BB44BB; + GPIOD->CRH = 0xBBBBBBBB; + + GPIOE->CRL = 0xB44444BB; + GPIOE->CRH = 0xBBBBBBBB; + + GPIOF->CRL = 0x44BBBBBB; + GPIOF->CRH = 0xBBBB4444; + + GPIOG->CRL = 0x44BBBBBB; + GPIOG->CRH = 0x44444B44; + +/*---------------- FSMC Configuration ---------------------------------------*/ +/*---------------- Enable FSMC Bank1_SRAM Bank ------------------------------*/ + + FSMC_Bank1->BTCR[4] = 0x00001011; + FSMC_Bank1->BTCR[5] = 0x00000200; +} +#endif /* DATA_IN_ExtSRAM */ + +#ifdef SYSCLK_FREQ_HSE +/** + * @brief Selects HSE as System clock source and configure HCLK, PCLK2 + * and PCLK1 prescalers. + * @note This function should be used only after reset. + * @param None + * @retval None + */ +static void SetSysClockToHSE(void) +{ + __IO uint32_t StartUpCounter = 0, HSEStatus = 0; + + /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/ + /* Enable HSE */ + RCC->CR |= ((uint32_t)RCC_CR_HSEON); + + /* Wait till HSE is ready and if Time out is reached exit */ + do + { + HSEStatus = RCC->CR & RCC_CR_HSERDY; + StartUpCounter++; + } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT)); + + if ((RCC->CR & RCC_CR_HSERDY) != RESET) + { + HSEStatus = (uint32_t)0x01; + } + else + { + HSEStatus = (uint32_t)0x00; + } + + if (HSEStatus == (uint32_t)0x01) + { + +#if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL + /* Enable Prefetch Buffer */ + FLASH->ACR |= FLASH_ACR_PRFTBE; + + /* Flash 0 wait state */ + FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY); + +#ifndef STM32F10X_CL + FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0; +#else + if (HSE_VALUE <= 24000000) + { + FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0; + } + else + { + FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1; + } +#endif /* STM32F10X_CL */ +#endif + + /* HCLK = SYSCLK */ + RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1; + + /* PCLK2 = HCLK */ + RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1; + + /* PCLK1 = HCLK */ + RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1; + + /* Select HSE as system clock source */ + RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW)); + RCC->CFGR |= (uint32_t)RCC_CFGR_SW_HSE; + + /* Wait till HSE is used as system clock source */ + while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x04) + { + } + } + else + { /* If HSE fails to start-up, the application will have wrong clock + configuration. User can add here some code to deal with this error */ + } +} +#elif defined SYSCLK_FREQ_24MHz +/** + * @brief Sets System clock frequency to 24MHz and configure HCLK, PCLK2 + * and PCLK1 prescalers. + * @note This function should be used only after reset. + * @param None + * @retval None + */ +static void SetSysClockTo24(void) +{ + __IO uint32_t StartUpCounter = 0, HSEStatus = 0; + + /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/ + /* Enable HSE */ + RCC->CR |= ((uint32_t)RCC_CR_HSEON); + + /* Wait till HSE is ready and if Time out is reached exit */ + do + { + HSEStatus = RCC->CR & RCC_CR_HSERDY; + StartUpCounter++; + } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT)); + + if ((RCC->CR & RCC_CR_HSERDY) != RESET) + { + HSEStatus = (uint32_t)0x01; + } + else + { + HSEStatus = (uint32_t)0x00; + } + + if (HSEStatus == (uint32_t)0x01) + { +#if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL + /* Enable Prefetch Buffer */ + FLASH->ACR |= FLASH_ACR_PRFTBE; + + /* Flash 0 wait state */ + FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY); + FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0; +#endif + + /* HCLK = SYSCLK */ + RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1; + + /* PCLK2 = HCLK */ + RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1; + + /* PCLK1 = HCLK */ + RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1; + +#ifdef STM32F10X_CL + /* Configure PLLs ------------------------------------------------------*/ + /* PLL configuration: PLLCLK = PREDIV1 * 6 = 24 MHz */ + RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL); + RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | + RCC_CFGR_PLLMULL6); + + /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */ + /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz */ + RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL | + RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC); + RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 | + RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10); + + /* Enable PLL2 */ + RCC->CR |= RCC_CR_PLL2ON; + /* Wait till PLL2 is ready */ + while((RCC->CR & RCC_CR_PLL2RDY) == 0) + { + } +#elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) + /* PLL configuration: = (HSE / 2) * 6 = 24 MHz */ + RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL)); + RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1_Div2 | RCC_CFGR_PLLMULL6); +#else + /* PLL configuration: = (HSE / 2) * 6 = 24 MHz */ + RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL)); + RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL6); +#endif /* STM32F10X_CL */ + + /* Enable PLL */ + RCC->CR |= RCC_CR_PLLON; + + /* Wait till PLL is ready */ + while((RCC->CR & RCC_CR_PLLRDY) == 0) + { + } + + /* Select PLL as system clock source */ + RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW)); + RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL; + + /* Wait till PLL is used as system clock source */ + while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08) + { + } + } + else + { /* If HSE fails to start-up, the application will have wrong clock + configuration. User can add here some code to deal with this error */ + } +} +#elif defined SYSCLK_FREQ_36MHz +/** + * @brief Sets System clock frequency to 36MHz and configure HCLK, PCLK2 + * and PCLK1 prescalers. + * @note This function should be used only after reset. + * @param None + * @retval None + */ +static void SetSysClockTo36(void) +{ + __IO uint32_t StartUpCounter = 0, HSEStatus = 0; + + /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/ + /* Enable HSE */ + RCC->CR |= ((uint32_t)RCC_CR_HSEON); + + /* Wait till HSE is ready and if Time out is reached exit */ + do + { + HSEStatus = RCC->CR & RCC_CR_HSERDY; + StartUpCounter++; + } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT)); + + if ((RCC->CR & RCC_CR_HSERDY) != RESET) + { + HSEStatus = (uint32_t)0x01; + } + else + { + HSEStatus = (uint32_t)0x00; + } + + if (HSEStatus == (uint32_t)0x01) + { + /* Enable Prefetch Buffer */ + FLASH->ACR |= FLASH_ACR_PRFTBE; + + /* Flash 1 wait state */ + FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY); + FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1; + + /* HCLK = SYSCLK */ + RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1; + + /* PCLK2 = HCLK */ + RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1; + + /* PCLK1 = HCLK */ + RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1; + +#ifdef STM32F10X_CL + /* Configure PLLs ------------------------------------------------------*/ + + /* PLL configuration: PLLCLK = PREDIV1 * 9 = 36 MHz */ + RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL); + RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | + RCC_CFGR_PLLMULL9); + + /*!< PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */ + /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz */ + + RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL | + RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC); + RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 | + RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10); + + /* Enable PLL2 */ + RCC->CR |= RCC_CR_PLL2ON; + /* Wait till PLL2 is ready */ + while((RCC->CR & RCC_CR_PLL2RDY) == 0) + { + } + +#else + /* PLL configuration: PLLCLK = (HSE / 2) * 9 = 36 MHz */ + RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL)); + RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL9); +#endif /* STM32F10X_CL */ + + /* Enable PLL */ + RCC->CR |= RCC_CR_PLLON; + + /* Wait till PLL is ready */ + while((RCC->CR & RCC_CR_PLLRDY) == 0) + { + } + + /* Select PLL as system clock source */ + RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW)); + RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL; + + /* Wait till PLL is used as system clock source */ + while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08) + { + } + } + else + { /* If HSE fails to start-up, the application will have wrong clock + configuration. User can add here some code to deal with this error */ + } +} +#elif defined SYSCLK_FREQ_48MHz +/** + * @brief Sets System clock frequency to 48MHz and configure HCLK, PCLK2 + * and PCLK1 prescalers. + * @note This function should be used only after reset. + * @param None + * @retval None + */ +static void SetSysClockTo48(void) +{ + __IO uint32_t StartUpCounter = 0, HSEStatus = 0; + + /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/ + /* Enable HSE */ + RCC->CR |= ((uint32_t)RCC_CR_HSEON); + + /* Wait till HSE is ready and if Time out is reached exit */ + do + { + HSEStatus = RCC->CR & RCC_CR_HSERDY; + StartUpCounter++; + } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT)); + + if ((RCC->CR & RCC_CR_HSERDY) != RESET) + { + HSEStatus = (uint32_t)0x01; + } + else + { + HSEStatus = (uint32_t)0x00; + } + + if (HSEStatus == (uint32_t)0x01) + { + /* Enable Prefetch Buffer */ + FLASH->ACR |= FLASH_ACR_PRFTBE; + + /* Flash 1 wait state */ + FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY); + FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1; + + /* HCLK = SYSCLK */ + RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1; + + /* PCLK2 = HCLK */ + RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1; + + /* PCLK1 = HCLK */ + RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2; + +#ifdef STM32F10X_CL + /* Configure PLLs ------------------------------------------------------*/ + /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */ + /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */ + + RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL | + RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC); + RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 | + RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5); + + /* Enable PLL2 */ + RCC->CR |= RCC_CR_PLL2ON; + /* Wait till PLL2 is ready */ + while((RCC->CR & RCC_CR_PLL2RDY) == 0) + { + } + + + /* PLL configuration: PLLCLK = PREDIV1 * 6 = 48 MHz */ + RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL); + RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | + RCC_CFGR_PLLMULL6); +#else + /* PLL configuration: PLLCLK = HSE * 6 = 48 MHz */ + RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL)); + RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL6); +#endif /* STM32F10X_CL */ + + /* Enable PLL */ + RCC->CR |= RCC_CR_PLLON; + + /* Wait till PLL is ready */ + while((RCC->CR & RCC_CR_PLLRDY) == 0) + { + } + + /* Select PLL as system clock source */ + RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW)); + RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL; + + /* Wait till PLL is used as system clock source */ + while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08) + { + } + } + else + { /* If HSE fails to start-up, the application will have wrong clock + configuration. User can add here some code to deal with this error */ + } +} + +#elif defined SYSCLK_FREQ_56MHz +/** + * @brief Sets System clock frequency to 56MHz and configure HCLK, PCLK2 + * and PCLK1 prescalers. + * @note This function should be used only after reset. + * @param None + * @retval None + */ +static void SetSysClockTo56(void) +{ + __IO uint32_t StartUpCounter = 0, HSEStatus = 0; + + /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/ + /* Enable HSE */ + RCC->CR |= ((uint32_t)RCC_CR_HSEON); + + /* Wait till HSE is ready and if Time out is reached exit */ + do + { + HSEStatus = RCC->CR & RCC_CR_HSERDY; + StartUpCounter++; + } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT)); + + if ((RCC->CR & RCC_CR_HSERDY) != RESET) + { + HSEStatus = (uint32_t)0x01; + } + else + { + HSEStatus = (uint32_t)0x00; + } + + if (HSEStatus == (uint32_t)0x01) + { + /* Enable Prefetch Buffer */ + FLASH->ACR |= FLASH_ACR_PRFTBE; + + /* Flash 2 wait state */ + FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY); + FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2; + + /* HCLK = SYSCLK */ + RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1; + + /* PCLK2 = HCLK */ + RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1; + + /* PCLK1 = HCLK */ + RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2; + +#ifdef STM32F10X_CL + /* Configure PLLs ------------------------------------------------------*/ + /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */ + /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */ + + RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL | + RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC); + RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 | + RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5); + + /* Enable PLL2 */ + RCC->CR |= RCC_CR_PLL2ON; + /* Wait till PLL2 is ready */ + while((RCC->CR & RCC_CR_PLL2RDY) == 0) + { + } + + + /* PLL configuration: PLLCLK = PREDIV1 * 7 = 56 MHz */ + RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL); + RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | + RCC_CFGR_PLLMULL7); +#else + /* PLL configuration: PLLCLK = HSE * 7 = 56 MHz */ + RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL)); + RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL7); + +#endif /* STM32F10X_CL */ + + /* Enable PLL */ + RCC->CR |= RCC_CR_PLLON; + + /* Wait till PLL is ready */ + while((RCC->CR & RCC_CR_PLLRDY) == 0) + { + } + + /* Select PLL as system clock source */ + RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW)); + RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL; + + /* Wait till PLL is used as system clock source */ + while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08) + { + } + } + else + { /* If HSE fails to start-up, the application will have wrong clock + configuration. User can add here some code to deal with this error */ + } +} + +#elif defined SYSCLK_FREQ_72MHz +/** + * @brief Sets System clock frequency to 72MHz and configure HCLK, PCLK2 + * and PCLK1 prescalers. + * @note This function should be used only after reset. + * @param None + * @retval None + */ +static void SetSysClockTo72(void) +{ + __IO uint32_t StartUpCounter = 0, HSEStatus = 0; + + /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/ + /* Enable HSE */ + RCC->CR |= ((uint32_t)RCC_CR_HSEON); + + /* Wait till HSE is ready and if Time out is reached exit */ + do + { + HSEStatus = RCC->CR & RCC_CR_HSERDY; + StartUpCounter++; + } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT)); + + if ((RCC->CR & RCC_CR_HSERDY) != RESET) + { + HSEStatus = (uint32_t)0x01; + } + else + { + HSEStatus = (uint32_t)0x00; + } + + if (HSEStatus == (uint32_t)0x01) + { + /* Enable Prefetch Buffer */ + FLASH->ACR |= FLASH_ACR_PRFTBE; + + /* Flash 2 wait state */ + FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY); + FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2; + + + /* HCLK = SYSCLK */ + RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1; + + /* PCLK2 = HCLK */ + RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1; + + /* PCLK1 = HCLK */ + RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2; + +#ifdef STM32F10X_CL + /* Configure PLLs ------------------------------------------------------*/ + /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */ + /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */ + + RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL | + RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC); + RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 | + RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5); + + /* Enable PLL2 */ + RCC->CR |= RCC_CR_PLL2ON; + /* Wait till PLL2 is ready */ + while((RCC->CR & RCC_CR_PLL2RDY) == 0) + { + } + + + /* PLL configuration: PLLCLK = PREDIV1 * 9 = 72 MHz */ + RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL); + RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | + RCC_CFGR_PLLMULL9); +#else + /* PLL configuration: PLLCLK = HSE * 9 = 72 MHz */ + RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | + RCC_CFGR_PLLMULL)); + RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9); +#endif /* STM32F10X_CL */ + + /* Enable PLL */ + RCC->CR |= RCC_CR_PLLON; + + /* Wait till PLL is ready */ + while((RCC->CR & RCC_CR_PLLRDY) == 0) + { + } + + /* Select PLL as system clock source */ + RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW)); + RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL; + + /* Wait till PLL is used as system clock source */ + while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08) + { + } + } + else + { /* If HSE fails to start-up, the application will have wrong clock + configuration. User can add here some code to deal with this error */ + } +} +#endif + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ +/******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ diff --git a/steper/stm32/RTE/_Target_1/RTE_Components.h b/steper/stm32/RTE/_Target_1/RTE_Components.h new file mode 100644 index 0000000..87aafdd --- /dev/null +++ b/steper/stm32/RTE/_Target_1/RTE_Components.h @@ -0,0 +1,29 @@ + +/* + * Auto generated Run-Time-Environment Configuration File + * *** Do not modify ! *** + * + * Project: 'MG955' + * Target: 'Target 1' + */ + +#ifndef RTE_COMPONENTS_H +#define RTE_COMPONENTS_H + + +/* + * Define the Device Header File: + */ +#define CMSIS_device_header "stm32f10x.h" + +/* Keil::Device:StdPeriph Drivers:Framework:3.5.1 */ +#define RTE_DEVICE_STDPERIPH_FRAMEWORK +/* Keil::Device:StdPeriph Drivers:GPIO:3.5.0 */ +#define RTE_DEVICE_STDPERIPH_GPIO +/* Keil::Device:StdPeriph Drivers:RCC:3.5.0 */ +#define RTE_DEVICE_STDPERIPH_RCC +/* Keil::Device:StdPeriph Drivers:TIM:3.5.0 */ +#define RTE_DEVICE_STDPERIPH_TIM + + +#endif /* RTE_COMPONENTS_H */ diff --git a/steper/stm32/main.c b/steper/stm32/main.c new file mode 100644 index 0000000..8cd88d4 --- /dev/null +++ b/steper/stm32/main.c @@ -0,0 +1,259 @@ +/** + ****************************************************************************** + * @file TIM/7PWM_Output/main.c + * @author MCD Application Team + * @version V3.1.0 + * @date 06/19/2009 + * @brief Main program body + ****************************************************************************** + * @copy + * + * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS + * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE + * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY + * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING + * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE + * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. + * + *

© COPYRIGHT 2009 STMicroelectronics

+ */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f10x.h" + +/** @addtogroup STM32F10x_StdPeriph_Examples + * @{ + */ + +/** @addtogroup TIM_7PWM_Output + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure; +TIM_OCInitTypeDef TIM_OCInitStructure; +uint16_t CCR1_Val = 2500; +uint16_t CCR2_Val = 2500; +uint16_t CCR3_Val = 2500; +uint16_t CCR4_Val = 2500; + +int down = 1; +void sleep1sec(void){ + uint16_t x = 600; + for(;x > 0;x--){ + uint16_t y = 500; + for(;y > 0;y--){ + + } + } +} +/* Private function prototypes -----------------------------------------------*/ +void RCC_Configuration(void); +void GPIO_Configuration(void); + +/* Private functions ---------------------------------------------------------*/ + +/** + * @brief Main program + * @param None + * @retval None + */ +int main(void) +{ + /* System Clocks Configuration */ + RCC_Configuration(); + + /* GPIO Configuration */ + GPIO_Configuration(); + + /* TIM1 Configuration --------------------------------------------------- + Generates 7 PWM signals with 4 different duty cycles: + TIM1CLK = 72 MHz, Prescaler = 0, TIM1 counter clock = 72 MHz + TIM1 frequency = TIM1CLK/(TIM1_Period + 1) = 17.57 KHz + - TIM1 Channel1 & Channel1N duty cycle = TIM1->CCR1 / (TIM1_Period + 1) = 50% + - TIM1 Channel2 & Channel2N duty cycle = TIM1->CCR2 / (TIM1_Period + 1) = 37.5% + - TIM1 Channel3 & Channel3N duty cycle = TIM1->CCR3 / (TIM1_Period + 1) = 25% + - TIM1 Channel4 duty cycle = TIM1->CCR4 / (TIM1_Period + 1) = 12.5% + ----------------------------------------------------------------------- */ + + /* Time Base configuration */ + TIM_TimeBaseStructure.TIM_Prescaler = 72; // 1mhz + TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up; + TIM_TimeBaseStructure.TIM_Period = 20000; + TIM_TimeBaseStructure.TIM_ClockDivision = 0; + TIM_TimeBaseStructure.TIM_RepetitionCounter = 0; + + TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure); + + /* Channel 1, 2,3 and 4 Configuration in PWM mode */ + TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2; + TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable; + TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Enable; + TIM_OCInitStructure.TIM_Pulse = CCR1_Val; + TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low; + TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCNPolarity_High; + TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set; + TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCIdleState_Reset; + + TIM_OC1Init(TIM1, &TIM_OCInitStructure); + + TIM_OCInitStructure.TIM_Pulse = CCR2_Val; + TIM_OC2Init(TIM1, &TIM_OCInitStructure); + + TIM_OCInitStructure.TIM_Pulse = CCR3_Val; + TIM_OC3Init(TIM1, &TIM_OCInitStructure); + + TIM_OCInitStructure.TIM_Pulse = CCR4_Val; + TIM_OC4Init(TIM1, &TIM_OCInitStructure); + + /* TIM1 counter enable */ + TIM_Cmd(TIM1, ENABLE); + + /* TIM1 Main Output Enable */ + TIM_CtrlPWMOutputs(TIM1, ENABLE); + + while (1) + { + sleep1sec(); + if(1 == down){ + CCR1_Val-=40; + CCR2_Val-=40; + CCR3_Val-=40; + CCR4_Val-=40; + /* Channel 1, 2,3 and 4 Configuration in PWM mode */ + TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2; + TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable; + TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Enable; + TIM_OCInitStructure.TIM_Pulse = CCR1_Val; + TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low; + TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCNPolarity_High; + TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set; + TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCIdleState_Reset; + + TIM_OC1Init(TIM1, &TIM_OCInitStructure); + + TIM_OCInitStructure.TIM_Pulse = CCR2_Val; + TIM_OC2Init(TIM1, &TIM_OCInitStructure); + + TIM_OCInitStructure.TIM_Pulse = CCR3_Val; + TIM_OC3Init(TIM1, &TIM_OCInitStructure); + + TIM_OCInitStructure.TIM_Pulse = CCR4_Val; + TIM_OC4Init(TIM1, &TIM_OCInitStructure); + if(CCR3_Val < 500) + down = 2; + } + else{ + CCR1_Val+=40; + CCR2_Val+=40; + CCR3_Val+=40; + CCR4_Val+=40; + /* Channel 1, 2,3 and 4 Configuration in PWM mode */ + TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM2; + TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable; + TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Enable; + TIM_OCInitStructure.TIM_Pulse = CCR1_Val; + TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low; + TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCNPolarity_High; + TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set; + TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCIdleState_Reset; + + TIM_OC1Init(TIM1, &TIM_OCInitStructure); + + TIM_OCInitStructure.TIM_Pulse = CCR2_Val; + TIM_OC2Init(TIM1, &TIM_OCInitStructure); + + TIM_OCInitStructure.TIM_Pulse = CCR3_Val; + TIM_OC3Init(TIM1, &TIM_OCInitStructure); + + TIM_OCInitStructure.TIM_Pulse = CCR4_Val; + TIM_OC4Init(TIM1, &TIM_OCInitStructure); + if(CCR3_Val > 2500) + down = 1; + + } + } +} + +/** + * @brief Configures the different system clocks. + * @param None + * @retval None + */ +void RCC_Configuration(void) +{ + /* Setup the microcontroller system. Initialize the Embedded Flash Interface, + initialize the PLL and update the SystemFrequency variable. */ + SystemInit(); + + /* TIM1, GPIOA, GPIOB, GPIOE and AFIO clocks enable */ + RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1 | RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOE| + RCC_APB2Periph_GPIOB |RCC_APB2Periph_AFIO, ENABLE); +} + +/** + * @brief Configure the TIM1 Pins. + * @param None + * @retval None + */ +void GPIO_Configuration(void) +{ + GPIO_InitTypeDef GPIO_InitStructure; + +#ifdef STM32F10X_CL + /* GPIOE Configuration: Channel 1/1N, 2/2N, 3/3N and 4 as alternate function push-pull */ + GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9|GPIO_Pin_11|GPIO_Pin_13|GPIO_Pin_14| + GPIO_Pin_8|GPIO_Pin_10|GPIO_Pin_12; + GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP; + GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; + + GPIO_Init(GPIOE, &GPIO_InitStructure); + + /* TIM1 Full remapping pins */ + GPIO_PinRemapConfig(GPIO_FullRemap_TIM1, ENABLE); + +#else + /* GPIOA Configuration: Channel 1, 2 and 3 as alternate function push-pull */ + GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_10; + GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP; + GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz; + GPIO_Init(GPIOA, &GPIO_InitStructure); + + /* GPIOB Configuration: Channel 1N, 2N and 3N as alternate function push-pull */ + GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15; + GPIO_Init(GPIOB, &GPIO_InitStructure); + +#endif +} + +#ifdef USE_FULL_ASSERT + +/** + * @brief Reports the name of the source file and the source line number + * where the assert_param error has occurred. + * @param file: pointer to the source file name + * @param line: assert_param error line source number + * @retval None + */ +void assert_failed(uint8_t* file, uint32_t line) +{ + /* User can add his own implementation to report the file name and line number, + ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */ + + while (1) + {} +} +#endif + +/** + * @} + */ + +/** + * @} + */ + +/******************* (C) COPYRIGHT 2009 STMicroelectronics *****END OF FILE****/ diff --git a/steper/stm32/readme.txt b/steper/stm32/readme.txt new file mode 100644 index 0000000..9e38dd1 --- /dev/null +++ b/steper/stm32/readme.txt @@ -0,0 +1,121 @@ +/** + @page TIM_7PWM_Output TIM_7PWM_Output + + @verbatim + ******************** (C) COPYRIGHT 2009 STMicroelectronics ******************* + * @file TIM/7PWM_Output/readme.txt + * @author MCD Application Team + * @version V3.1.0 + * @date 06/19/2009 + * @brief Description of the TIM 7PWM_Output example. + ****************************************************************************** + * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS + * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE + * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY + * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING + * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE + * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. + ****************************************************************************** + @endverbatim + +@par Example Description + +This example shows how to configure the TIM1 peripheral to generate 7 PWM signals +with 4 different duty cycles. + +TIM1CLK is fixed to 72 MHz, the TIM1 Prescaler is equal to 0 so the TIM1 counter +clock used is 72 MHz. + +TIM1 frequency is defined as follow: +TIM1 frequency = TIM1CLK/(TIM1_Period + 1) = 17.57 KHz. + +The TIM1 CCR1 register value is equal to 0x7FF, so the TIM1 Channel 1 and TIM1 +Channel 1N generate a PWM signal with a frequency equal to 17.57 KHz +and a duty cycle equal to: +TIM1 Channel1 duty cycle = TIM1_CCR1 /( TIM1_Period + 1) = 50%. + +The TIM1 CCR2 register value is equal to 0x5FF, so the TIM1 Channel 2 and TIM1 +Channel 2N generate a PWM signal with a frequency equal to 17.57 KHz +and a duty cycle equal to: +TIM1 Channel2 duty cycle = TIM1_CCR2 / ( TIM1_Period + 1)= 37.5%. + +The TIM1 CCR3 register value is equal to 0x3FF, so the TIM1 Channel 3 and TIM1 +Channel 3N generate a PWM signal with a frequency equal to 17.57 KHz +and a duty cycle equal to: +TIM1 Channel3 duty cycle = TIM1_CCR3 / ( TIM1_Period + 1) = 25%. + +The TIM1 CCR4 register value is equal to 0x1FF, so the TIM1 Channel 4 +generate a PWM signal with a frequency equal to 17.57 KHz +and a duty cycle equal to: +TIM1 Channel4 duty cycle = TIM1_CCR4 / ( TIM1_Period + 1) = 12.5%. + +The TIM1 waveform can be displayed using an oscilloscope. + +@par Directory contents + + - TIM/7PWM_Output/stm32f10x_conf.h Library Configuration file + - TIM/7PWM_Output/stm32f10x_it.c Interrupt handlers + - TIM/7PWM_Output/stm32f10x_it.h Interrupt handlers header file + - TIM/7PWM_Output/main.c Main program + +@par Hardware and Software environment + + - This example runs on STM32F10x Connectivity line, High-Density, Medium-Density + and Low-Density Devices. + + - This example has been tested with STMicroelectronics STM3210C-EVAL (STM32F10x + Connectivity line), STM3210E-EVAL (STM32F10x High-Density) and STM3210B-EVAL + (STM32F10x Medium-Density) evaluation boards and can be easily tailored to + any other supported device and development board. + + + - STM3210C-EVAL Set-up + - Connect the TIM1 pins(TIM1 full remapped pins) to an oscilloscope to monitor the different waveforms: + - TIM1_CH1 pin (PE.08) + - TIM1_CH1N pin (PE.09) + - TIM1_CH2 pin (PE.10) + - TIM1_CH2N pin (PE.11) + - TIM1_CH3 pin (PE.12) + - TIM1_CH3N pin (PE.13) + - TIM1_CH4 pin (PE.14) + + - STM3210E-EVAL and STM3210B-EVAL Set-up + - Connect the TIM1 pins to an oscilloscope to monitor the different waveforms: + - TIM1_CH1 pin (PA.08) + - TIM1_CH1N pin (PB.13) + - TIM1_CH2 pin (PA.09) + - TIM1_CH2N pin (PB.14) + - TIM1_CH3 pin (PA.10) + - TIM1_CH3N pin (PB.15) + - TIM1_CH4 pin (PA.11) + +@par How to use it ? + +In order to make the program work, you must do the following: +- Create a project and setup all project configuration +- Add the required Library files: + - stm32f10x_gpio.c + - stm32f10x_rcc.c + - stm32f10x_tim.c + - system_stm32f10x.c (under Libraries\CMSIS\Core\CM3) + +- Edit stm32f10x.h file to select the device you are working on. + +@b Tip: You can tailor the provided project template to run this example, for + more details please refer to "stm32f10x_stdperiph_lib_um.chm" user + manual; select "Peripheral Examples" then follow the instructions + provided in "How to proceed" section. +- Link all compiled files and load your image into target memory +- Run the example + +@note + - Low-density devices are STM32F101xx and STM32F103xx microcontrollers where + the Flash memory density ranges between 16 and 32 Kbytes. + - Medium-density devices are STM32F101xx and STM32F103xx microcontrollers where + the Flash memory density ranges between 32 and 128 Kbytes. + - High-density devices are STM32F101xx and STM32F103xx microcontrollers where + the Flash memory density ranges between 256 and 512 Kbytes. + - Connectivity line devices are STM32F105xx and STM32F107xx microcontrollers. + + *

© COPYRIGHT 2009 STMicroelectronics

+ */ diff --git a/steper/stm32/stm32f10x_conf.h b/steper/stm32/stm32f10x_conf.h new file mode 100644 index 0000000..e2e1456 --- /dev/null +++ b/steper/stm32/stm32f10x_conf.h @@ -0,0 +1,77 @@ +/** + ****************************************************************************** + * @file TIM/7PWM_Output/stm32f10x_conf.h + * @author MCD Application Team + * @version V3.1.0 + * @date 06/19/2009 + * @brief Library configuration file. + ****************************************************************************** + * @copy + * + * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS + * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE + * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY + * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING + * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE + * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. + * + *

© COPYRIGHT 2009 STMicroelectronics

+ */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F10x_CONF_H +#define __STM32F10x_CONF_H + +/* Includes ------------------------------------------------------------------*/ +/* Uncomment the line below to enable peripheral header file inclusion */ +/* #include "stm32f10x_adc.h" */ +/* #include "stm32f10x_bkp.h" */ +/* #include "stm32f10x_can.h" */ +/* #include "stm32f10x_crc.h" */ +/* #include "stm32f10x_dac.h" */ +/* #include "stm32f10x_dbgmcu.h" */ +/* #include "stm32f10x_dma.h" */ +/* #include "stm32f10x_exti.h" */ +/* #include "stm32f10x_flash.h" */ +/* #include "stm32f10x_fsmc.h" */ +#include "stm32f10x_gpio.h" +/* #include "stm32f10x_i2c.h" */ +/* #include "stm32f10x_iwdg.h" */ +/* #include "stm32f10x_pwr.h" */ +#include "stm32f10x_rcc.h" +/* #include "stm32f10x_rtc.h" */ +/* #include "stm32f10x_sdio.h" */ +/* #include "stm32f10x_spi.h" */ +#include "stm32f10x_tim.h" +/* #include "stm32f10x_usart.h" */ +/* #include "stm32f10x_wwdg.h" */ +/* #include "misc.h" */ /* High level functions for NVIC and SysTick (add-on to CMSIS functions) */ + + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/* Uncomment the line below to expanse the "assert_param" macro in the + Standard Peripheral Library drivers code */ +/* #define USE_FULL_ASSERT 1 */ + +/* Exported macro ------------------------------------------------------------*/ +#ifdef USE_FULL_ASSERT + +/** + * @brief The assert_param macro is used for function's parameters check. + * @param expr: If expr is false, it calls assert_failed function + * which reports the name of the source file and the source + * line number of the call that failed. + * If expr is true, it returns no value. + * @retval None + */ + #define assert_param(expr) ((expr) ? (void)0 : assert_failed((uint8_t *)__FILE__, __LINE__)) +/* Exported functions ------------------------------------------------------- */ + void assert_failed(uint8_t* file, uint32_t line); +#else + #define assert_param(expr) ((void)0) +#endif /* USE_FULL_ASSERT */ + +#endif /* __STM32F10x_CONF_H */ + +/******************* (C) COPYRIGHT 2009 STMicroelectronics *****END OF FILE****/ diff --git a/steper/stm32/stm32f10x_it.c b/steper/stm32/stm32f10x_it.c new file mode 100644 index 0000000..0d7253f --- /dev/null +++ b/steper/stm32/stm32f10x_it.c @@ -0,0 +1,157 @@ +/** + ****************************************************************************** + * @file TIM/7PWM_Output/stm32f10x_it.c + * @author MCD Application Team + * @version V3.1.0 + * @date 06/19/2009 + * @brief Main Interrupt Service Routines. + * This file provides template for all exceptions handler and peripherals + * interrupt service routine. + ****************************************************************************** + * @copy + * + * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS + * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE + * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY + * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING + * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE + * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. + * + *

© COPYRIGHT 2009 STMicroelectronics

+ */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f10x_it.h" + +/** @addtogroup STM32F10x_StdPeriph_Examples + * @{ + */ + +/** @addtogroup TIM_7PWM_Output + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/******************************************************************************/ +/* Cortex-M3 Processor Exceptions Handlers */ +/******************************************************************************/ + +/** + * @brief This function handles NMI exception. + * @param None + * @retval None + */ +void NMI_Handler(void) +{} + +/** + * @brief This function handles Hard Fault exception. + * @param None + * @retval None + */ +void HardFault_Handler(void) +{ + /* Go to infinite loop when Hard Fault exception occurs */ + while (1) + {} +} + +/** + * @brief This function handles Memory Manage exception. + * @param None + * @retval None + */ +void MemManage_Handler(void) +{ + /* Go to infinite loop when Memory Manage exception occurs */ + while (1) + {} +} + +/** + * @brief This function handles Bus Fault exception. + * @param None + * @retval None + */ +void BusFault_Handler(void) +{ + /* Go to infinite loop when Bus Fault exception occurs */ + while (1) + {} +} + +/** + * @brief This function handles Usage Fault exception. + * @param None + * @retval None + */ +void UsageFault_Handler(void) +{ + /* Go to infinite loop when Usage Fault exception occurs */ + while (1) + {} +} + +/** + * @brief This function handles Debug Monitor exception. + * @param None + * @retval None + */ +void DebugMon_Handler(void) +{} + +/** + * @brief This function handles SVCall exception. + * @param None + * @retval None + */ +void SVC_Handler(void) +{} + +/** + * @brief This function handles PendSV_Handler exception. + * @param None + * @retval None + */ +void PendSV_Handler(void) +{} + +/** + * @brief This function handles SysTick Handler. + * @param None + * @retval None + */ +void SysTick_Handler(void) +{} + +/******************************************************************************/ +/* STM32F10x Peripherals Interrupt Handlers */ +/* Add here the Interrupt Handler for the used peripheral(s) (PPP), for the */ +/* available peripheral interrupt handler's name please refer to the startup */ +/* file (startup_stm32f10x_xx.s). */ +/******************************************************************************/ + +/** + * @brief This function handles PPP interrupt request. + * @param None + * @retval None + */ +/*void PPP_IRQHandler(void) +{ +}*/ + +/** + * @} + */ + +/** + * @} + */ + +/******************* (C) COPYRIGHT 2009 STMicroelectronics *****END OF FILE****/ diff --git a/steper/stm32/stm32f10x_it.h b/steper/stm32/stm32f10x_it.h new file mode 100644 index 0000000..ed4ed62 --- /dev/null +++ b/steper/stm32/stm32f10x_it.h @@ -0,0 +1,45 @@ +/** + ****************************************************************************** + * @file TIM/7PWM_Output/stm32f10x_it.h + * @author MCD Application Team + * @version V3.1.0 + * @date 06/19/2009 + * @brief This file contains the headers of the interrupt handlers. + ****************************************************************************** + * @copy + * + * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS + * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE + * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY + * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING + * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE + * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS. + * + *

© COPYRIGHT 2009 STMicroelectronics

+ */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32F10x_IT_H +#define __STM32F10x_IT_H + +/* Includes ------------------------------------------------------------------*/ +#include "stm32f10x.h" + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ + +void NMI_Handler(void); +void HardFault_Handler(void); +void MemManage_Handler(void); +void BusFault_Handler(void); +void UsageFault_Handler(void); +void SVC_Handler(void); +void DebugMon_Handler(void); +void PendSV_Handler(void); +void SysTick_Handler(void); + +#endif /* __STM32F10x_IT_H */ + +/******************* (C) COPYRIGHT 2009 STMicroelectronics *****END OF FILE****/