Update tb_spi_bridge.v
parent
01bd21fd87
commit
3fa450f6b1
|
@ -46,7 +46,7 @@ wire reset_g;
|
|||
GSR GSR_INST (.GSR (reset_g));
|
||||
PUR PUR_INST (.PUR (reset_g));
|
||||
|
||||
counter counter_ins(nsys_reset, clock, hs_clock_o, hs_data_o , buf_clkout_lp_n_o, buf_clkout_lp_p_o, buf_dout_lp_n_o,
|
||||
mipi_dsi_bridge mipi_dsi_bridge_ins(nsys_reset, clock, hs_clock_o, hs_data_o , buf_clkout_lp_n_o, buf_clkout_lp_p_o, buf_dout_lp_n_o,
|
||||
buf_dout_lp_p_o, byte_clock_o, tx_ready_o, write_to_fifo,read_from_fifo_w,
|
||||
reg_1v8_en, reg_3v0_en, lcd_rst, bl_en, spi_miso_o, spi_data, spi_cs, spi_clock, 1'b1);
|
||||
|
||||
|
|
Loading…
Reference in New Issue