zcy
/
mipi_dsi_bridge_fpga
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Update tb_spi_bridge.v

master
Gaurav Singh 2020-01-19 15:38:56 +01:00 committed by GitHub
parent a8d74f5e3a
commit 42aade3d05
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 8 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
FPGA/Soruce/tb_spi_bridge.v
View File

@ -46,9 +46,14 @@ wire reset_g;
GSR GSR_INST (.GSR (reset_g)); GSR GSR_INST (.GSR (reset_g));
PUR PUR_INST (.PUR (reset_g)); PUR PUR_INST (.PUR (reset_g));
mipi_dsi_bridge mipi_dsi_bridge_ins(nsys_reset, clock, hs_clock_o, hs_data_o , buf_clkout_lp_n_o, buf_clkout_lp_p_o, buf_dout_lp_n_o, mipi_dsi_bridge mipi_dsi_bridge_ins(nsys_reset,
buf_dout_lp_p_o, byte_clock_o, tx_ready_o, write_to_fifo,read_from_fifo_w, clock,
reg_1v8_en, reg_3v0_en, lcd_rst, bl_en, spi_miso_o, spi_data, spi_cs, spi_clock, 1'b1); hs_clock_o, hs_data_o ,
buf_clkout_lp_n_o, buf_clkout_lp_p_o,
buf_dout_lp_n_o, buf_dout_lp_p_o,
reg_1v8_en, reg_3v0_en,
lcd_rst, bl_en,
spi_data, spi_cs, spi_clock, 1'b1);
initial begin initial begin
clock = 1'b0; clock = 1'b0;