A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Verification""
 
 
Go to file
潘鸿洋 4ee48b6ba5
Initial commit
2022-12-14 08:51:36 +08:00
.gitignore Initial commit 2022-12-14 08:51:36 +08:00
LICENSE Initial commit 2022-12-14 08:51:36 +08:00
README.md Initial commit 2022-12-14 08:51:36 +08:00

README.md

phyLS