A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Verification""

Go to file

panhongyang 9635c0de3c add abc as a submodule		2023-03-14 20:59:24 +08:00
benchmarks	EPFL benchmarks	2022-12-14 01:35:54 -05:00
docs	docs	2023-02-28 20:04:23 +08:00
lib	add abc as a submodule	2023-03-14 20:59:24 +08:00
src	add abc as a submodule	2023-03-14 20:59:24 +08:00
.gitignore	Initial commit	2022-12-14 08:51:36 +08:00
.gitmodules	add abc as a submodule	2023-03-14 20:59:24 +08:00
CMakeLists.txt	update version 0.4	2023-03-02 13:34:02 +08:00
LICENSE	Initial commit	2022-12-14 08:51:36 +08:00
README.md	Update README.md	2022-12-21 18:07:48 +08:00

powerful heightened yielded Logic Synthesis (phyLS)

phyLS is based on the mockturtle, it can optimize different logics attributes. Currently, it supports AIG, MIG, XAG, and XMG based optimization.

Requirements

A modern compiler is required to build the libraries. Compiled successfully with Clang 6.0.1, Clang 12.0.0, GCC 7.3.0, and GCC 8.2.0.

git clone --recursive https://github.com/panhongyang0/phyLS.git
cd phyLS
mkdir build
cd build
cmake ..
make
./bin/phyLS