2022-09-21 12:12:35 +00:00
|
|
|
TITLE
|
|
|
|
|
JESD TPL (up_tpl_common)
|
|
|
|
|
JESD_TPL
|
|
|
|
|
ENDTITLE
|
|
|
|
|
|
|
|
|
|
############################################################################################
|
|
|
|
|
############################################################################################
|
|
|
|
|
|
|
|
|
|
REG
|
|
|
|
|
0x00080
|
docs: Intermediary for IP Cores import, user guide, regmap (#1321)
Use interref (doctools cross-repository) to link the docs guidelines
Add user guide pages, update IP references
Add axi_adc/dac, up_if, "Use ADI IPs", "Creating new IP",
Update AXI DMAC, JESD204, I3C Controller, SPI Engines
Minor fixes in the frameworks and register maps,
the latter following the discussed guidelines.
Update AXI terms to manager and subordinate.
Signed-off-by: Jorge Marques <jorge.marques@analog.com>
Signed-off-by: Laez Barbosa <laez.barbosa@analog.com>
Signed-off-by: Istvan-Zsolt Szekely <istvan.szekely@analog.com>
2024-05-13 13:05:12 +00:00
|
|
|
TPL_CNTRL
|
2022-09-21 12:12:35 +00:00
|
|
|
JESD, TPL Control
|
|
|
|
|
ENDREG
|
|
|
|
|
|
|
|
|
|
FIELD
|
|
|
|
|
[3:0]
|
|
|
|
|
PROFILE_SEL
|
|
|
|
|
RW
|
|
|
|
|
Selects one of the available deframer/framers from the transport layer.
|
|
|
|
|
Valid only if ''PROFILE_NUM'' > 1.
|
|
|
|
|
ENDFIELD
|
|
|
|
|
|
|
|
|
|
############################################################################################
|
|
|
|
|
############################################################################################
|
|
|
|
|
|
|
|
|
|
REG
|
|
|
|
|
0x00081
|
docs: Intermediary for IP Cores import, user guide, regmap (#1321)
Use interref (doctools cross-repository) to link the docs guidelines
Add user guide pages, update IP references
Add axi_adc/dac, up_if, "Use ADI IPs", "Creating new IP",
Update AXI DMAC, JESD204, I3C Controller, SPI Engines
Minor fixes in the frameworks and register maps,
the latter following the discussed guidelines.
Update AXI terms to manager and subordinate.
Signed-off-by: Jorge Marques <jorge.marques@analog.com>
Signed-off-by: Laez Barbosa <laez.barbosa@analog.com>
Signed-off-by: Istvan-Zsolt Szekely <istvan.szekely@analog.com>
2024-05-13 13:05:12 +00:00
|
|
|
TPL_STATUS
|
2022-09-21 12:12:35 +00:00
|
|
|
JESD, TPL Status
|
|
|
|
|
ENDREG
|
|
|
|
|
|
|
|
|
|
FIELD
|
|
|
|
|
[3:0]
|
|
|
|
|
PROFILE_NUM
|
|
|
|
|
RO
|
|
|
|
|
Number of supported framer/deframer profiles.
|
|
|
|
|
ENDFIELD
|
|
|
|
|
|
|
|
|
|
############################################################################################
|
|
|
|
|
############################################################################################
|
|
|
|
|
|
|
|
|
|
REG
|
docs: Intermediary for IP Cores import, user guide, regmap (#1321)
Use interref (doctools cross-repository) to link the docs guidelines
Add user guide pages, update IP references
Add axi_adc/dac, up_if, "Use ADI IPs", "Creating new IP",
Update AXI DMAC, JESD204, I3C Controller, SPI Engines
Minor fixes in the frameworks and register maps,
the latter following the discussed guidelines.
Update AXI terms to manager and subordinate.
Signed-off-by: Jorge Marques <jorge.marques@analog.com>
Signed-off-by: Laez Barbosa <laez.barbosa@analog.com>
Signed-off-by: Istvan-Zsolt Szekely <istvan.szekely@analog.com>
2024-05-13 13:05:12 +00:00
|
|
|
0x00090 + 0x2*n
|
|
|
|
|
WHERE n IS FROM 0 TO 2
|
|
|
|
|
TPL_DESCRIPTORn_1
|
|
|
|
|
JESD, TPL descriptor for profile n
|
2022-09-21 12:12:35 +00:00
|
|
|
ENDREG
|
|
|
|
|
|
|
|
|
|
FIELD
|
|
|
|
|
[31:24]
|
|
|
|
|
JESD_F
|
|
|
|
|
RO
|
|
|
|
|
Octets per Frame per Lane.
|
|
|
|
|
ENDFIELD
|
|
|
|
|
|
|
|
|
|
FIELD
|
|
|
|
|
[23:16]
|
|
|
|
|
JESD_S
|
|
|
|
|
RO
|
|
|
|
|
Samples per Converter per Frame.
|
|
|
|
|
ENDFIELD
|
|
|
|
|
|
|
|
|
|
FIELD
|
|
|
|
|
[15:8]
|
|
|
|
|
JESD_L
|
|
|
|
|
RO
|
|
|
|
|
Lane Count.
|
|
|
|
|
ENDFIELD
|
|
|
|
|
|
|
|
|
|
FIELD
|
|
|
|
|
[7:0]
|
|
|
|
|
JESD_M
|
|
|
|
|
RO
|
|
|
|
|
Converter Count.
|
|
|
|
|
ENDFIELD
|
|
|
|
|
|
|
|
|
|
############################################################################################
|
|
|
|
|
############################################################################################
|
|
|
|
|
|
|
|
|
|
REG
|
docs: Intermediary for IP Cores import, user guide, regmap (#1321)
Use interref (doctools cross-repository) to link the docs guidelines
Add user guide pages, update IP references
Add axi_adc/dac, up_if, "Use ADI IPs", "Creating new IP",
Update AXI DMAC, JESD204, I3C Controller, SPI Engines
Minor fixes in the frameworks and register maps,
the latter following the discussed guidelines.
Update AXI terms to manager and subordinate.
Signed-off-by: Jorge Marques <jorge.marques@analog.com>
Signed-off-by: Laez Barbosa <laez.barbosa@analog.com>
Signed-off-by: Istvan-Zsolt Szekely <istvan.szekely@analog.com>
2024-05-13 13:05:12 +00:00
|
|
|
0x00091 + 0x2*n
|
|
|
|
|
WHERE n IS FROM 0 TO 2
|
|
|
|
|
TPL_DESCRIPTORn_2
|
|
|
|
|
JESD, TPL descriptor for profile n
|
2022-09-21 12:12:35 +00:00
|
|
|
ENDREG
|
|
|
|
|
|
|
|
|
|
FIELD
|
|
|
|
|
[7:0]
|
|
|
|
|
JESD_N
|
|
|
|
|
RO
|
|
|
|
|
Converter Resolution.
|
|
|
|
|
ENDFIELD
|
|
|
|
|
|
|
|
|
|
FIELD
|
|
|
|
|
[15:8]
|
|
|
|
|
JESD_NP
|
|
|
|
|
RO
|
|
|
|
|
Total Number of Bits per Sample.
|
|
|
|
|
ENDFIELD
|
|
|
|
|
|
|
|
|
|
############################################################################################
|
|
|
|
|
############################################################################################
|
