zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
pluto_hdl_adi/library/common/ad_pps_receiver_constr.ttcl

26 lines
1.0 KiB
Plaintext
Raw Permalink Normal View History

Add copyright and license to .tcl, .ttcl files Signed-off-by: Iulia Moldovan <Iulia.Moldovan@analog.com>
2023-07-06 12:08:22 +00:00
###############################################################################
## Copyright (C) 2017-2023 Analog Devices, Inc. All rights reserved.
# SPDX short identifier: ADIBSD
###############################################################################
axi_ad9361: Update constraint file Timing constraints, related to the PPS receiver, should be applied just when the module is instantiated into the core.
2017-08-04 15:18:45 +00:00
<: set ComponentName [getComponentNameString] :>
<: setOutputDirectory "./" :>
<: setFileName [ttcl_add $ComponentName "_pps_constr"] :>
<: setFileExtension ".xdc" :>
<: setFileProcessingOrder late :>
<: set pps_enable [getBooleanValue "PPS_RECEIVER_ENABLE"] :>
<: if {$pps_enable} { :>
set_property ASYNC_REG TRUE \
[get_cells -hier *_pps_m*] \
[get_cells -hier *_pps_status_m*]
whitespace: Delete all trailing white spaces
2019-06-05 13:37:34 +00:00
axi_ad9361: Update constraint file Timing constraints, related to the PPS receiver, should be applied just when the module is instantiated into the core.
2017-08-04 15:18:45 +00:00
set_false_path -to [get_cells -hier -filter {name =~ *_pps_m_reg[0] && IS_SEQUENTIAL}]
set_false_path -from [get_cells -hier -filter {name =~ *pps_status_reg && IS_SEQUENTIAL}] \
-to [get_cells -hier -filter {name =~ *up_pps_status_m_reg && IS_SEQUENTIAL}]
set_false_path -to [get_cells -hier -filter {name =~ *up_pps_rcounter_reg* && IS_SEQUENTIAL}]
<: } :>