pluto_hdl_adi/library/axi_ad9361/axi_ad9361.v

482 lines
13 KiB
Coq
Raw Normal View History

2014-03-12 00:01:55 +00:00
// ***************************************************************************
// ***************************************************************************
// Copyright 2011(c) Analog Devices, Inc.
//
2014-03-12 00:01:55 +00:00
// All rights reserved.
//
2014-03-12 00:01:55 +00:00
// Redistribution and use in source and binary forms, with or without modification,
// are permitted provided that the following conditions are met:
// - Redistributions of source code must retain the above copyright
// notice, this list of conditions and the following disclaimer.
// - Redistributions in binary form must reproduce the above copyright
// notice, this list of conditions and the following disclaimer in
// the documentation and/or other materials provided with the
// distribution.
// - Neither the name of Analog Devices, Inc. nor the names of its
// contributors may be used to endorse or promote products derived
// from this software without specific prior written permission.
// - The use of this software may or may not infringe the patent rights
// of one or more patent holders. This license does not release you
// from the requirement that you obtain separate licenses from these
// patent holders to use this software.
// - Use of the software either in source or binary form, must be run
// on or directly connected to an Analog Devices Inc. component.
//
2014-03-12 00:01:55 +00:00
// THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
// INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A
// PARTICULAR PURPOSE ARE DISCLAIMED.
//
// IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, INTELLECTUAL PROPERTY
// RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
2014-03-12 00:01:55 +00:00
// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
// STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF
2014-03-12 00:01:55 +00:00
// THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// ***************************************************************************
// ***************************************************************************
// ***************************************************************************
// ***************************************************************************
`timescale 1ns/100ps
module axi_ad9361 (
// physical interface (receive)
rx_clk_in_p,
rx_clk_in_n,
rx_frame_in_p,
rx_frame_in_n,
rx_data_in_p,
rx_data_in_n,
2014-03-12 00:01:55 +00:00
// physical interface (transmit)
tx_clk_out_p,
tx_clk_out_n,
tx_frame_out_p,
tx_frame_out_n,
tx_data_out_p,
tx_data_out_n,
// transmit master/slave
dac_sync_in,
dac_sync_out,
2014-03-12 00:01:55 +00:00
// delay clock
delay_clk,
// master interface
2014-03-12 00:01:55 +00:00
2014-05-19 16:41:12 +00:00
l_clk,
2014-03-12 00:01:55 +00:00
clk,
// dma interface
adc_enable_i0,
adc_valid_i0,
adc_data_i0,
adc_enable_q0,
adc_valid_q0,
adc_data_q0,
adc_enable_i1,
adc_valid_i1,
adc_data_i1,
adc_enable_q1,
adc_valid_q1,
adc_data_q1,
2014-03-12 00:01:55 +00:00
adc_dovf,
adc_dunf,
2015-01-05 15:54:23 +00:00
adc_r1_mode,
2014-03-12 00:01:55 +00:00
dac_enable_i0,
dac_valid_i0,
dac_data_i0,
dac_enable_q0,
dac_valid_q0,
dac_data_q0,
dac_enable_i1,
dac_valid_i1,
dac_data_i1,
dac_enable_q1,
dac_valid_q1,
dac_data_q1,
2014-03-12 00:01:55 +00:00
dac_dovf,
dac_dunf,
2015-01-05 15:54:23 +00:00
dac_r1_mode,
2014-03-12 00:01:55 +00:00
// axi interface
s_axi_aclk,
s_axi_aresetn,
s_axi_awvalid,
s_axi_awaddr,
s_axi_awprot,
2014-03-12 00:01:55 +00:00
s_axi_awready,
s_axi_wvalid,
s_axi_wdata,
s_axi_wstrb,
s_axi_wready,
s_axi_bvalid,
s_axi_bresp,
s_axi_bready,
s_axi_arvalid,
s_axi_araddr,
s_axi_arprot,
2014-03-12 00:01:55 +00:00
s_axi_arready,
s_axi_rvalid,
s_axi_rdata,
s_axi_rresp,
s_axi_rready,
2014-06-27 18:45:58 +00:00
// gpio
up_dac_gpio_in,
up_dac_gpio_out,
up_adc_gpio_in,
up_adc_gpio_out,
2014-05-19 16:41:12 +00:00
// chipscope signals
dev_dbg_data,
dev_l_dbg_data);
2014-03-12 00:01:55 +00:00
// parameters
parameter PCORE_ID = 0;
2014-06-25 19:26:06 +00:00
parameter PCORE_DEVICE_TYPE = 0;
2014-03-12 00:01:55 +00:00
parameter PCORE_IODELAY_GROUP = "dev_if_delay_group";
parameter PCORE_DAC_DP_DISABLE = 0;
parameter PCORE_ADC_DP_DISABLE = 0;
parameter C_S_AXI_MIN_SIZE = 32'hffff;
// physical interface (receive)
input rx_clk_in_p;
input rx_clk_in_n;
input rx_frame_in_p;
input rx_frame_in_n;
input [ 5:0] rx_data_in_p;
input [ 5:0] rx_data_in_n;
2014-03-12 00:01:55 +00:00
// physical interface (transmit)
output tx_clk_out_p;
output tx_clk_out_n;
output tx_frame_out_p;
output tx_frame_out_n;
output [ 5:0] tx_data_out_p;
output [ 5:0] tx_data_out_n;
2014-05-19 16:41:12 +00:00
// master/slave
input dac_sync_in;
output dac_sync_out;
2014-03-12 00:01:55 +00:00
// delay clock
input delay_clk;
// master interface
2014-03-12 00:01:55 +00:00
2014-05-19 16:41:12 +00:00
output l_clk;
input clk;
// dma interface
output adc_enable_i0;
output adc_valid_i0;
output [15:0] adc_data_i0;
output adc_enable_q0;
output adc_valid_q0;
output [15:0] adc_data_q0;
output adc_enable_i1;
output adc_valid_i1;
output [15:0] adc_data_i1;
output adc_enable_q1;
output adc_valid_q1;
output [15:0] adc_data_q1;
2014-03-12 00:01:55 +00:00
input adc_dovf;
input adc_dunf;
2015-01-05 15:54:23 +00:00
output adc_r1_mode;
2014-03-12 00:01:55 +00:00
output dac_enable_i0;
output dac_valid_i0;
input [15:0] dac_data_i0;
output dac_enable_q0;
output dac_valid_q0;
input [15:0] dac_data_q0;
output dac_enable_i1;
output dac_valid_i1;
input [15:0] dac_data_i1;
output dac_enable_q1;
output dac_valid_q1;
input [15:0] dac_data_q1;
2014-03-12 00:01:55 +00:00
input dac_dovf;
input dac_dunf;
2015-01-05 15:54:23 +00:00
output dac_r1_mode;
2014-03-12 00:01:55 +00:00
// axi interface
input s_axi_aclk;
input s_axi_aresetn;
input s_axi_awvalid;
input [31:0] s_axi_awaddr;
input [ 2:0] s_axi_awprot;
2014-03-12 00:01:55 +00:00
output s_axi_awready;
input s_axi_wvalid;
input [31:0] s_axi_wdata;
input [ 3:0] s_axi_wstrb;
output s_axi_wready;
output s_axi_bvalid;
output [ 1:0] s_axi_bresp;
input s_axi_bready;
input s_axi_arvalid;
input [31:0] s_axi_araddr;
input [ 2:0] s_axi_arprot;
2014-03-12 00:01:55 +00:00
output s_axi_arready;
output s_axi_rvalid;
output [31:0] s_axi_rdata;
output [ 1:0] s_axi_rresp;
input s_axi_rready;
2014-06-27 18:45:58 +00:00
// gpio
input [31:0] up_dac_gpio_in;
output [31:0] up_dac_gpio_out;
input [31:0] up_adc_gpio_in;
output [31:0] up_adc_gpio_out;
2014-05-19 16:41:12 +00:00
// chipscope signals
output [111:0] dev_dbg_data;
output [ 61:0] dev_l_dbg_data;
2014-03-12 00:01:55 +00:00
// internal registers
reg up_wack = 'd0;
reg up_rack = 'd0;
2014-03-12 00:01:55 +00:00
reg [31:0] up_rdata = 'd0;
// internal clocks and resets
2014-07-21 13:06:10 +00:00
wire rst;
2014-03-12 00:01:55 +00:00
wire up_clk;
wire up_rstn;
wire delay_rst;
// internal signals
2015-05-06 20:57:58 +00:00
wire adc_ddr_edgesel;
2014-03-12 00:01:55 +00:00
wire adc_valid_s;
wire [47:0] adc_data_s;
2014-03-12 00:01:55 +00:00
wire adc_status_s;
wire dac_valid_s;
wire [47:0] dac_data_s;
2014-03-12 00:01:55 +00:00
wire delay_sel_s;
wire delay_rwn_s;
wire [ 7:0] delay_addr_s;
wire [ 4:0] delay_wdata_s;
wire [ 4:0] delay_rdata_s;
wire delay_ack_t_s;
wire delay_locked_s;
wire up_wreq_s;
wire [13:0] up_waddr_s;
2014-03-12 00:01:55 +00:00
wire [31:0] up_wdata_s;
wire up_wack_rx_s;
wire up_wack_tx_s;
wire up_rreq_s;
wire [13:0] up_raddr_s;
2014-03-12 00:01:55 +00:00
wire [31:0] up_rdata_rx_s;
wire up_rack_rx_s;
2014-03-12 00:01:55 +00:00
wire [31:0] up_rdata_tx_s;
wire up_rack_tx_s;
2014-03-12 00:01:55 +00:00
// signal name changes
assign up_clk = s_axi_aclk;
assign up_rstn = s_axi_aresetn;
// processor read interface
always @(negedge up_rstn or posedge up_clk) begin
if (up_rstn == 0) begin
up_wack <= 'd0;
up_rack <= 'd0;
2014-03-12 00:01:55 +00:00
up_rdata <= 'd0;
end else begin
up_wack <= up_wack_rx_s | up_wack_tx_s;
up_rack <= up_rack_rx_s | up_rack_tx_s;
2014-03-12 00:01:55 +00:00
up_rdata <= up_rdata_rx_s | up_rdata_tx_s;
end
end
// device interface
axi_ad9361_dev_if #(
2014-06-25 19:26:06 +00:00
.PCORE_DEVICE_TYPE (PCORE_DEVICE_TYPE),
2014-04-11 15:14:48 +00:00
.PCORE_IODELAY_GROUP (PCORE_IODELAY_GROUP))
2014-03-12 00:01:55 +00:00
i_dev_if (
.rx_clk_in_p (rx_clk_in_p),
.rx_clk_in_n (rx_clk_in_n),
.rx_frame_in_p (rx_frame_in_p),
.rx_frame_in_n (rx_frame_in_n),
.rx_data_in_p (rx_data_in_p),
.rx_data_in_n (rx_data_in_n),
.tx_clk_out_p (tx_clk_out_p),
.tx_clk_out_n (tx_clk_out_n),
.tx_frame_out_p (tx_frame_out_p),
.tx_frame_out_n (tx_frame_out_n),
.tx_data_out_p (tx_data_out_p),
.tx_data_out_n (tx_data_out_n),
2014-07-21 13:06:10 +00:00
.rst (rst),
2014-05-19 16:41:12 +00:00
.l_clk (l_clk),
2014-03-12 00:01:55 +00:00
.clk (clk),
.adc_valid (adc_valid_s),
.adc_data (adc_data_s),
2014-03-12 00:01:55 +00:00
.adc_status (adc_status_s),
2015-01-05 15:54:23 +00:00
.adc_r1_mode (adc_r1_mode),
2015-05-06 20:57:58 +00:00
.adc_ddr_edgesel (adc_ddr_edgesel),
2014-03-12 00:01:55 +00:00
.dac_valid (dac_valid_s),
.dac_data (dac_data_s),
2015-01-05 15:54:23 +00:00
.dac_r1_mode (dac_r1_mode),
2014-03-12 00:01:55 +00:00
.delay_clk (delay_clk),
.delay_rst (delay_rst),
.delay_sel (delay_sel_s),
.delay_rwn (delay_rwn_s),
.delay_addr (delay_addr_s),
.delay_wdata (delay_wdata_s),
.delay_rdata (delay_rdata_s),
.delay_ack_t (delay_ack_t_s),
.delay_locked (delay_locked_s),
2014-05-19 16:41:12 +00:00
.dev_dbg_data (dev_dbg_data),
.dev_l_dbg_data (dev_l_dbg_data));
2014-03-12 00:01:55 +00:00
// receive
axi_ad9361_rx #(
.PCORE_ID (PCORE_ID),
.DP_DISABLE (PCORE_ADC_DP_DISABLE))
i_rx (
2014-07-21 13:06:10 +00:00
.adc_rst (rst),
2014-03-12 00:01:55 +00:00
.adc_clk (clk),
.adc_valid (adc_valid_s),
.adc_data (adc_data_s),
2014-03-12 00:01:55 +00:00
.adc_status (adc_status_s),
2015-01-05 15:54:23 +00:00
.adc_r1_mode (adc_r1_mode),
2015-05-06 20:57:58 +00:00
.adc_ddr_edgesel (adc_ddr_edgesel),
.dac_data (dac_data_s),
2014-03-12 00:01:55 +00:00
.delay_clk (delay_clk),
.delay_rst (delay_rst),
.delay_sel (delay_sel_s),
.delay_rwn (delay_rwn_s),
.delay_addr (delay_addr_s),
.delay_wdata (delay_wdata_s),
.delay_rdata (delay_rdata_s),
.delay_ack_t (delay_ack_t_s),
.delay_locked (delay_locked_s),
.adc_enable_i0 (adc_enable_i0),
.adc_valid_i0 (adc_valid_i0),
.adc_data_i0 (adc_data_i0),
.adc_enable_q0 (adc_enable_q0),
.adc_valid_q0 (adc_valid_q0),
.adc_data_q0 (adc_data_q0),
.adc_enable_i1 (adc_enable_i1),
.adc_valid_i1 (adc_valid_i1),
.adc_data_i1 (adc_data_i1),
.adc_enable_q1 (adc_enable_q1),
.adc_valid_q1 (adc_valid_q1),
.adc_data_q1 (adc_data_q1),
2014-03-12 00:01:55 +00:00
.adc_dovf (adc_dovf),
.adc_dunf (adc_dunf),
2014-06-27 18:45:58 +00:00
.up_adc_gpio_in (up_adc_gpio_in),
.up_adc_gpio_out (up_adc_gpio_out),
2014-03-12 00:01:55 +00:00
.up_rstn (up_rstn),
.up_clk (up_clk),
.up_wreq (up_wreq_s),
.up_waddr (up_waddr_s),
2014-03-12 00:01:55 +00:00
.up_wdata (up_wdata_s),
.up_wack (up_wack_rx_s),
.up_rreq (up_rreq_s),
.up_raddr (up_raddr_s),
2014-03-12 00:01:55 +00:00
.up_rdata (up_rdata_rx_s),
.up_rack (up_rack_rx_s));
2014-03-12 00:01:55 +00:00
// transmit
axi_ad9361_tx #(
.PCORE_ID (PCORE_ID),
.DP_DISABLE (PCORE_DAC_DP_DISABLE))
i_tx (
.dac_clk (clk),
.dac_valid (dac_valid_s),
.dac_data (dac_data_s),
2015-01-05 15:54:23 +00:00
.dac_r1_mode (dac_r1_mode),
.adc_data (adc_data_s),
.dac_sync_in (dac_sync_in),
.dac_sync_out (dac_sync_out),
.dac_enable_i0 (dac_enable_i0),
.dac_valid_i0 (dac_valid_i0),
.dac_data_i0 (dac_data_i0),
.dac_enable_q0 (dac_enable_q0),
.dac_valid_q0 (dac_valid_q0),
.dac_data_q0 (dac_data_q0),
.dac_enable_i1 (dac_enable_i1),
.dac_valid_i1 (dac_valid_i1),
.dac_data_i1 (dac_data_i1),
.dac_enable_q1 (dac_enable_q1),
.dac_valid_q1 (dac_valid_q1),
.dac_data_q1 (dac_data_q1),
.dac_dovf(dac_dovf),
.dac_dunf(dac_dunf),
2014-06-27 18:45:58 +00:00
.up_dac_gpio_in (up_dac_gpio_in),
.up_dac_gpio_out (up_dac_gpio_out),
2014-03-12 00:01:55 +00:00
.up_rstn (up_rstn),
.up_clk (up_clk),
.up_wreq (up_wreq_s),
.up_waddr (up_waddr_s),
2014-03-12 00:01:55 +00:00
.up_wdata (up_wdata_s),
.up_wack (up_wack_tx_s),
.up_rreq (up_rreq_s),
.up_raddr (up_raddr_s),
2014-03-12 00:01:55 +00:00
.up_rdata (up_rdata_tx_s),
.up_rack (up_rack_tx_s));
2014-03-12 00:01:55 +00:00
// axi interface
up_axi i_up_axi (
2014-03-12 00:01:55 +00:00
.up_rstn (up_rstn),
.up_clk (up_clk),
.up_axi_awvalid (s_axi_awvalid),
.up_axi_awaddr (s_axi_awaddr),
.up_axi_awready (s_axi_awready),
.up_axi_wvalid (s_axi_wvalid),
.up_axi_wdata (s_axi_wdata),
.up_axi_wstrb (s_axi_wstrb),
.up_axi_wready (s_axi_wready),
.up_axi_bvalid (s_axi_bvalid),
.up_axi_bresp (s_axi_bresp),
.up_axi_bready (s_axi_bready),
.up_axi_arvalid (s_axi_arvalid),
.up_axi_araddr (s_axi_araddr),
.up_axi_arready (s_axi_arready),
.up_axi_rvalid (s_axi_rvalid),
.up_axi_rresp (s_axi_rresp),
.up_axi_rdata (s_axi_rdata),
.up_axi_rready (s_axi_rready),
.up_wreq (up_wreq_s),
.up_waddr (up_waddr_s),
2014-03-12 00:01:55 +00:00
.up_wdata (up_wdata_s),
.up_wack (up_wack),
.up_rreq (up_rreq_s),
.up_raddr (up_raddr_s),
2014-03-12 00:01:55 +00:00
.up_rdata (up_rdata),
.up_rack (up_rack));
2014-03-12 00:01:55 +00:00
endmodule
// ***************************************************************************
// ***************************************************************************