zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
pluto_hdl_adi/projects/ad9081_fmca_ebz/zc706/Makefile

50 lines
1.7 KiB
Makefile
Raw Normal View History

ad9081_fmca_ebz/zc706: Initial version M=8 L=4 SampleRate=250 MSPS LaneRate=10 Gbps
2020-11-05 10:12:16 +00:00
####################################################################################
library & projects: Update Makefiles Signed-off-by: Iulia Moldovan <Iulia.Moldovan@analog.com>
2023-01-18 13:15:22 +00:00
## Copyright (c) 2018 - 2023 Analog Devices, Inc.
Makefiles: Update header with the appropriate license
2021-09-15 15:03:11 +00:00
### SPDX short identifier: BSD-1-Clause
ad9081_fmca_ebz/zc706: Initial version M=8 L=4 SampleRate=250 MSPS LaneRate=10 Gbps
2020-11-05 10:12:16 +00:00
## Auto-generated, do not modify!
####################################################################################
PROJECT_NAME := ad9081_fmca_ebz_zc706
M_DEPS += timing_constr.xdc
Makefile: Fix misc makefiles from projects and library
2021-09-30 13:20:02 +00:00
M_DEPS += ../../scripts/adi_pd.tcl
ad9081_fmca_ebz/zc706: Initial version M=8 L=4 SampleRate=250 MSPS LaneRate=10 Gbps
2020-11-05 10:12:16 +00:00
M_DEPS += ../../common/zc706/zc706_system_constr.xdc
M_DEPS += ../../common/zc706/zc706_system_bd.tcl
Makefile: Fix misc makefiles from projects and library
2021-09-30 13:20:02 +00:00
M_DEPS += ../../common/xilinx/data_offload_bd.tcl
ad9081_fmca_ebz/zc706: Initial version M=8 L=4 SampleRate=250 MSPS LaneRate=10 Gbps
2020-11-05 10:12:16 +00:00
M_DEPS += ../../common/xilinx/dacfifo_bd.tcl
M_DEPS += ../../common/xilinx/adcfifo_bd.tcl
Makefile: Fix misc makefiles from projects and library
2021-09-30 13:20:02 +00:00
M_DEPS += ../../ad9081_fmca_ebz/common/versal_transceiver.tcl
M_DEPS += ../../ad9081_fmca_ebz/common/ad9081_fmca_ebz_bd.tcl
Makefile: Replace util_fifo2axi_bridge with util_hbm
2022-04-05 11:57:40 +00:00
M_DEPS += ../../../library/util_hbm/scripts/adi_util_hbm.tcl
ad9081_fmca_ebz/zc706: Initial version M=8 L=4 SampleRate=250 MSPS LaneRate=10 Gbps
2020-11-05 10:12:16 +00:00
M_DEPS += ../../../library/jesd204/scripts/jesd204.tcl
makefile: Regenerate make files
2020-11-16 17:59:27 +00:00
M_DEPS += ../../../library/common/ad_iobuf.v
ad9081_fmca_ebz/zc706: Initial version M=8 L=4 SampleRate=250 MSPS LaneRate=10 Gbps
2020-11-05 10:12:16 +00:00
M_DEPS += ../../../library/common/ad_3w_spi.v
ad9081_fmca_ebz: Integrate the new TDD in project
2022-08-30 10:40:26 +00:00
M_DEPS += ../../../library/axi_tdd/scripts/axi_tdd.tcl
ad9081_fmca_ebz/zc706: Initial version M=8 L=4 SampleRate=250 MSPS LaneRate=10 Gbps
2020-11-05 10:12:16 +00:00
makefile: Regenerate make files
2020-11-16 17:59:27 +00:00
LIB_DEPS += axi_clkgen
ad9081_fmca_ebz/zc706: Initial version M=8 L=4 SampleRate=250 MSPS LaneRate=10 Gbps
2020-11-05 10:12:16 +00:00
LIB_DEPS += axi_dmac
makefile: Regenerate make files
2020-11-16 17:59:27 +00:00
LIB_DEPS += axi_hdmi_tx
LIB_DEPS += axi_spdif_tx
ad9081_fmca_ebz/zc706: Initial version M=8 L=4 SampleRate=250 MSPS LaneRate=10 Gbps
2020-11-05 10:12:16 +00:00
LIB_DEPS += axi_sysid
Makefile: Fix misc makefiles from projects and library
2021-09-30 13:20:02 +00:00
LIB_DEPS += axi_tdd
LIB_DEPS += data_offload
ad9081_fmca_ebz/zc706: Initial version M=8 L=4 SampleRate=250 MSPS LaneRate=10 Gbps
2020-11-05 10:12:16 +00:00
LIB_DEPS += jesd204/ad_ip_jesd204_tpl_adc
LIB_DEPS += jesd204/ad_ip_jesd204_tpl_dac
LIB_DEPS += jesd204/axi_jesd204_rx
LIB_DEPS += jesd204/axi_jesd204_tx
LIB_DEPS += jesd204/jesd204_rx
LIB_DEPS += jesd204/jesd204_tx
Makefile: Fix misc makefiles from projects and library
2021-09-30 13:20:02 +00:00
LIB_DEPS += jesd204/jesd204_versal_gt_adapter_rx
LIB_DEPS += jesd204/jesd204_versal_gt_adapter_tx
ad9081_fmca_ebz/zc706: Initial version M=8 L=4 SampleRate=250 MSPS LaneRate=10 Gbps
2020-11-05 10:12:16 +00:00
LIB_DEPS += sysid_rom
LIB_DEPS += util_adcfifo
LIB_DEPS += util_dacfifo
Makefile: Replace util_fifo2axi_bridge with util_hbm
2022-04-05 11:57:40 +00:00
LIB_DEPS += util_do_ram
LIB_DEPS += util_hbm
ad9081_fmca_ebz/zc706: Initial version M=8 L=4 SampleRate=250 MSPS LaneRate=10 Gbps
2020-11-05 10:12:16 +00:00
LIB_DEPS += util_pack/util_cpack2
LIB_DEPS += util_pack/util_upack2
LIB_DEPS += xilinx/axi_adxcvr
LIB_DEPS += xilinx/util_adxcvr
include ../../scripts/project-xilinx.mk