pluto_hdl_adi/library/xilinx/common/ad_serdes_in.v

// ***************************************************************************
// ***************************************************************************
// Copyright 2011(c) Analog Devices, Inc.
//
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//     - Redistributions of source code must retain the above copyright
//       notice, this list of conditions and the following disclaimer.
//     - Redistributions in binary form must reproduce the above copyright
//       notice, this list of conditions and the following disclaimer in
//       the documentation and/or other materials provided with the
//       distribution.
//     - Neither the name of Analog Devices, Inc. nor the names of its
//       contributors may be used to endorse or promote products derived
//       from this software without specific prior written permission.
//     - The use of this software may or may not infringe the patent rights
//       of one or more patent holders.  This license does not release you
//       from the requirement that you obtain separate licenses from these
//       patent holders to use this software.
//     - Use of the software either in source or binary form, must be run
//       on or directly connected to an Analog Devices Inc. component.
//
// THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR
// IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT,
// MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
//
// IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT,
// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
// LIMITED TO, INTELLECTUAL PROPERTY RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR
// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE
// USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// ***************************************************************************
// ***************************************************************************

`timescale 1ps/1ps

module ad_serdes_in #(

  // parameters

  parameter   DEVICE_TYPE = 0,
  parameter   DDR_OR_SDR_N = 0,
  parameter   SERDES_FACTOR = 8,
  parameter   DATA_WIDTH = 16,
  parameter   IODELAY_CTRL = 0,
  parameter   IODELAY_GROUP = "dev_if_delay_group") (

  // reset and clocks

  input                           rst;
  input                           clk;
  input                           div_clk;
  input                           loaden,
  input   [ 7:0]                  phase,
  input                           locked,

  // data interface

  output  [(DATA_WIDTH-1):0]      data_s0;
  output  [(DATA_WIDTH-1):0]      data_s1;
  output  [(DATA_WIDTH-1):0]      data_s2;
  output  [(DATA_WIDTH-1):0]      data_s3;
  output  [(DATA_WIDTH-1):0]      data_s4;
  output  [(DATA_WIDTH-1):0]      data_s5;
  output  [(DATA_WIDTH-1):0]      data_s6;
  output  [(DATA_WIDTH-1):0]      data_s7;
  input   [(DATA_WIDTH-1):0]      data_in_p;
  input   [(DATA_WIDTH-1):0]      data_in_n;

  // delay-data interface

  input                           up_clk;
  input   [(DATA_WIDTH-1):0]      up_dld;
  input   [((DATA_WIDTH*5)-1):0]  up_dwdata;
  output  [((DATA_WIDTH*5)-1):0]  up_drdata;

  // delay-control interface

  input                           delay_clk;
  input                           delay_rst;
  output                          delay_locked;

  // internal signals

  wire    [(DATA_WIDTH-1):0]      data_in_ibuf_s;
  wire    [(DATA_WIDTH-1):0]      data_in_idelay_s;
  wire    [(DATA_WIDTH-1):0]      data_shift1_s;
  wire    [(DATA_WIDTH-1):0]      data_shift2_s;

  // parameters

  localparam  DEVICE_6SERIES  = 1;
  localparam  DEVICE_7SERIES  = 0;
  localparam  DATA_RATE = (DDR_OR_SDR_N == 1) ? "DDR" : "SDR";

  // delay controller

  generate
  if (IODELAY_CTRL == 1) begin
  (* IODELAY_GROUP = IODELAY_GROUP *)
  IDELAYCTRL i_delay_ctrl (
    .RST (delay_rst),
    .REFCLK (delay_clk),
    .RDY (delay_locked));
  end else begin
  assign delay_locked = 1'b1;
  end
  endgenerate

  // received data interface: ibuf -> idelay -> iserdes

  genvar l_inst;
  generate
  for (l_inst = 0; l_inst <= (DATA_WIDTH-1); l_inst = l_inst + 1) begin: g_data

  IBUFDS i_ibuf (
    .I (data_in_p[l_inst]),
    .IB (data_in_n[l_inst]),
    .O (data_in_ibuf_s[l_inst]));

  if (DEVICE_TYPE == DEVICE_7SERIES) begin
  (* IODELAY_GROUP = IODELAY_GROUP *)
  IDELAYE2 #(
    .CINVCTRL_SEL ("FALSE"),
    .DELAY_SRC ("IDATAIN"),
    .HIGH_PERFORMANCE_MODE ("FALSE"),
    .IDELAY_TYPE ("VAR_LOAD"),
    .IDELAY_VALUE (0),
    .REFCLK_FREQUENCY (200.0),
    .PIPE_SEL ("FALSE"),
    .SIGNAL_PATTERN ("DATA"))
  i_idelay (
    .CE (1'b0),
    .INC (1'b0),
    .DATAIN (1'b0),
    .LDPIPEEN (1'b0),
    .CINVCTRL (1'b0),
    .REGRST (1'b0),
    .C (up_clk),
    .IDATAIN (data_in_ibuf_s[l_inst]),
    .DATAOUT (data_in_idelay_s[l_inst]),
    .LD (up_dld[l_inst]),
    .CNTVALUEIN (up_dwdata[((5*l_inst)+4):(5*l_inst)),
    .CNTVALUEOUT (up_drdata[((5*l_inst)+4):(5*l_inst)));
  end
  if(DEVICE_TYPE == DEVICE_6SERIES) begin
  (* IODELAY_GROUP = IODELAY_GROUP *)
  IODELAYE1 #(
    .CINVCTRL_SEL ("FALSE"),
    .DELAY_SRC ("I"),
    .HIGH_PERFORMANCE_MODE ("TRUE"),
    .IDELAY_TYPE ("VAR_LOADABLE"),
    .IDELAY_VALUE (0),
    .ODELAY_TYPE ("FIXED"),
    .ODELAY_VALUE (0),
    .REFCLK_FREQUENCY (200.0),
    .SIGNAL_PATTERN ("DATA"))
  i_idelay (
    .T (1'b1),
    .CE (1'b0),
    .INC (1'b0),
    .CLKIN (1'b0),
    .DATAIN (1'b0),
    .ODATAIN (1'b0),
    .CINVCTRL (1'b0),
    .C (up_clk),
    .IDATAIN (data_in_ibuf_s[l_inst]),
    .DATAOUT (data_in_idelay_s[l_inst]),
    .RST (up_dld[l_inst]),
    .CNTVALUEIN (up_dwdata[((5*l_inst)+4):(5*l_inst)]),
    .CNTVALUEOUT (up_drdata[((5*l_inst)+4):(5*l_inst)]));
  end

  if (DEVICE_TYPE == DEVICE_7SERIES) begin
  ISERDESE2  #(
    .DATA_RATE (DATA_RATE),
    .DATA_WIDTH (8),
    .DYN_CLKDIV_INV_EN ("FALSE"),
    .DYN_CLK_INV_EN ("FALSE"),
    .INIT_Q1 (1'b0),
    .INIT_Q2 (1'b0),
    .INIT_Q3 (1'b0),
    .INIT_Q4 (1'b0),
    .INTERFACE_TYPE ("NETWORKING"),
    .IOBDELAY ("IFD"),
    .NUM_CE (2),
    .OFB_USED ("FALSE"),
    .SERDES_MODE ("MASTER"),
    .SRVAL_Q1 (1'b0),
    .SRVAL_Q2 (1'b0),
    .SRVAL_Q3 (1'b0),
    .SRVAL_Q4 (1'b0))
  i_iserdes (
    .O (),
    .Q1 (data_s0[l_inst]),
    .Q2 (data_s1[l_inst]),
    .Q3 (data_s2[l_inst]),
    .Q4 (data_s3[l_inst]),
    .Q5 (data_s4[l_inst]),
    .Q6 (data_s5[l_inst]),
    .Q7 (data_s6[l_inst]),
    .Q8 (data_s7[l_inst]),
    .SHIFTOUT1 (),
    .SHIFTOUT2 (),
    .BITSLIP (1'b0),
    .CE1 (1'b1),
    .CE2 (1'b1),
    .CLKDIVP (1'b0),
    .CLK (clk),
    .CLKB (~clk),
    .CLKDIV (div_clk),
    .OCLK (1'b0),
    .DYNCLKDIVSEL (1'b0),
    .DYNCLKSEL (1'b0),
    .D (1'b0),
    .DDLY (data_in_idelay_s[l_inst]),
    .OFB (1'b0),
    .OCLKB (1'b0),
    .RST (rst),
    .SHIFTIN1 (1'b0),
    .SHIFTIN2 (1'b0));
  end
  if (DEVICE_TYPE == DEVICE_6SERIES) begin
  ISERDESE1 #(
    .DATA_RATE (DATA_RATE),
    .DATA_WIDTH (8),
    .DYN_CLKDIV_INV_EN ("FALSE"),
    .DYN_CLK_INV_EN ("FALSE"),
    .INIT_Q1 (1'b0),
    .INIT_Q2 (1'b0),
    .INIT_Q3 (1'b0),
    .INIT_Q4 (1'b0),
    .INTERFACE_TYPE ("NETWORKING"),
    .IOBDELAY ("NONE"),
    .NUM_CE (1),
    .OFB_USED ("FALSE"),
    .SERDES_MODE ("MASTER"),
    .SRVAL_Q1 (1'b0),
    .SRVAL_Q2 (1'b0),
    .SRVAL_Q3 (1'b0),
    .SRVAL_Q4 (1'b0))
  i_iserdes_m (
    .O (),
    .Q1 (data_s0[l_inst]),
    .Q2 (data_s1[l_inst]),
    .Q3 (data_s2[l_inst]),
    .Q4 (data_s3[l_inst]),
    .Q5 (data_s4[l_inst]),
    .Q6 (data_s5[l_inst]),
    .SHIFTOUT1 (data_shift1_s[l_inst]),
    .SHIFTOUT2 (data_shift2_s[l_inst]),
    .BITSLIP (1'b0),
    .CE1 (1'b1),
    .CE2 (1'b1),
    .CLK (clk),
    .CLKB (~clk),
    .CLKDIV (div_clk),
    .OCLK (1'b0),
    .DYNCLKDIVSEL (1'b0),
    .DYNCLKSEL (1'b0),
    .D (1'b0),
    .DDLY (data_in_idelay_s[l_inst]),
    .OFB (1'b0),
    .RST (rst),
    .SHIFTIN1 (1'b0),
    .SHIFTIN2 (1'b0));

  ISERDESE1 #(
    .DATA_RATE (DATA_RATE),
    .DATA_WIDTH (8),
    .DYN_CLKDIV_INV_EN ("FALSE"),
    .DYN_CLK_INV_EN ("FALSE"),
    .INIT_Q1 (1'b0),
    .INIT_Q2 (1'b0),
    .INIT_Q3 (1'b0),
    .INIT_Q4 (1'b0),
    .INTERFACE_TYPE ("NETWORKING"),
    .IOBDELAY ("NONE"),
    .NUM_CE (1),
    .OFB_USED ("FALSE"),
    .SERDES_MODE ("SLAVE"),
    .SRVAL_Q1 (1'b0),
    .SRVAL_Q2 (1'b0),
    .SRVAL_Q3 (1'b0),
    .SRVAL_Q4 (1'b0))
  i_iserdes_s (
    .O (),
    .Q1 (),
    .Q2 (),
    .Q3 (data_s6[l_inst]),
    .Q4 (data_s7[l_inst]),
    .Q5 (),
    .Q6 (),
    .SHIFTOUT1 (),
    .SHIFTOUT2 (),
    .BITSLIP (1'b0),
    .CE1 (1'b1),
    .CE2 (1'b1),
    .CLK (clk),
    .CLKB (~clk),
    .CLKDIV (div_clk),
    .OCLK (1'b0),
    .DYNCLKDIVSEL (1'b0),
    .DYNCLKSEL (1'b0),
    .D (1'b0),
    .DDLY (data_in_idelay_s[l_inst]),
    .OFB (1'b0),
    .RST (rst),
    .SHIFTIN1 (data_shift1_s[l_inst]),
    .SHIFTIN2 (data_shift2_s[l_inst]));
  end
  end
  endgenerate

endmodule

// ***************************************************************************
// ***************************************************************************