zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
pluto_hdl_adi/library/common/tb/run_tb.sh

43 lines
1.0 KiB
Bash
Raw Normal View History

Testbenches: Unify and optimize HDL testbenches Create a common 'run_tb.sh' script to be called by every testbench. Unify file and testbenches names. Fix util_pack/cpack_tb. Add parameters '-batch' and '-gui' for modelsim and xsim simulators (default is gui) Add ascript for that generates output in xml format (used by CI tools).
2021-04-19 12:10:54 +00:00
export NAME=`basename $0`
# MODE not defined or defined to something else than 'batch'
if [[ -z ${MODE+x} ]] || [[ ! "$MODE" =~ "batch" ]]; then MODE="gui";fi
MODE="-"${MODE##*-} #remove any eventual extra dashes
common/ad_mux: Pipelined mux, rtl and TB Build a large mux from smaller ones defined by the REQ_MUX_SZ parameter Use EN_REG to add a register at the output of the small muxes to help timing closure.
2020-03-18 13:19:07 +00:00
case "$SIMULATOR" in
Testbenches: Unify and optimize HDL testbenches Create a common 'run_tb.sh' script to be called by every testbench. Unify file and testbenches names. Fix util_pack/cpack_tb. Add parameters '-batch' and '-gui' for modelsim and xsim simulators (default is gui) Add ascript for that generates output in xml format (used by CI tools).
2021-04-19 12:10:54 +00:00
modelsim)
common/ad_mux: Pipelined mux, rtl and TB Build a large mux from smaller ones defined by the REQ_MUX_SZ parameter Use EN_REG to add a register at the output of the small muxes to help timing closure.
2020-03-18 13:19:07 +00:00
# ModelSim flow
vlib work
vlog ${SOURCE} || exit 1
Testbenches: Unify and optimize HDL testbenches Create a common 'run_tb.sh' script to be called by every testbench. Unify file and testbenches names. Fix util_pack/cpack_tb. Add parameters '-batch' and '-gui' for modelsim and xsim simulators (default is gui) Add ascript for that generates output in xml format (used by CI tools).
2021-04-19 12:10:54 +00:00
vsim ${NAME} -do "add log /* -r; run -a" $MODE -logfile ${NAME}_modelsim.log || exit 1
;;
xsim)
# XSim flow
xvlog -log ${NAME}_xvlog.log --sourcelibdir . ${SOURCE}
xelab -log ${NAME}_xelab.log -debug all ${NAME}
if [[ "$MODE" == "-gui" ]]; then
echo "run all" > xsim_gui_cmd.tcl
xsim work.${NAME} -gui -tclbatch xsim_gui_cmd.tcl -log ${NAME}_xsim.log
else
xsim work.${NAME} -R -log ${NAME}_xsim.log
fi
common/ad_mux: Pipelined mux, rtl and TB Build a large mux from smaller ones defined by the REQ_MUX_SZ parameter Use EN_REG to add a register at the output of the small muxes to help timing closure.
2020-03-18 13:19:07 +00:00
;;
Testbenches: Unify and optimize HDL testbenches Create a common 'run_tb.sh' script to be called by every testbench. Unify file and testbenches names. Fix util_pack/cpack_tb. Add parameters '-batch' and '-gui' for modelsim and xsim simulators (default is gui) Add ascript for that generates output in xml format (used by CI tools).
2021-04-19 12:10:54 +00:00
xcelium)
# Xcelium flow
xmvlog -NOWARN NONPRT ${SOURCE} || exit 1
xmelab -access +rc ${NAME}
xmsim ${NAME} -gui || exit 1
;;
*)
#Icarus flow is the default
mkdir -p run
mkdir -p vcd
iverilog -o run/run_${NAME} -I.. ${SOURCE} $1 || exit 1
cd vcd
../run/run_${NAME}
common/ad_mux: Pipelined mux, rtl and TB Build a large mux from smaller ones defined by the REQ_MUX_SZ parameter Use EN_REG to add a register at the output of the small muxes to help timing closure.
2020-03-18 13:19:07 +00:00
;;
esac