2015-06-26 09:04:19 +00:00
|
|
|
|
2018-08-10 07:34:45 +00:00
|
|
|
## FIFO depth is 4Mb - 250k samples
|
2017-02-27 21:05:21 +00:00
|
|
|
set adc_fifo_name axi_ad9680_fifo
|
|
|
|
set adc_fifo_address_width 16
|
|
|
|
set adc_data_width 128
|
|
|
|
set adc_dma_data_width 64
|
|
|
|
|
2018-08-10 07:34:45 +00:00
|
|
|
## FIFO depth is 4Mb - 250k samples
|
2017-02-27 21:05:21 +00:00
|
|
|
set dac_fifo_name axi_ad9144_fifo
|
2018-08-10 07:34:45 +00:00
|
|
|
set dac_fifo_address_width 15
|
2017-02-27 21:05:21 +00:00
|
|
|
set dac_data_width 128
|
|
|
|
set dac_dma_data_width 128
|
|
|
|
|
2018-08-10 07:34:45 +00:00
|
|
|
## NOTE: With this configuration the #36Kb BRAM utilization is at ~80%
|
|
|
|
|
2015-06-26 09:04:19 +00:00
|
|
|
source $ad_hdl_dir/projects/common/kc705/kc705_system_bd.tcl
|
2017-02-22 20:56:37 +00:00
|
|
|
source $ad_hdl_dir/projects/common/xilinx/adcfifo_bd.tcl
|
|
|
|
source $ad_hdl_dir/projects/common/xilinx/dacfifo_bd.tcl
|
2015-06-26 09:04:19 +00:00
|
|
|
source ../common/daq2_bd.tcl
|
|
|
|
|