2016-07-06 19:02:00 +00:00
|
|
|
####################################################################################
|
2018-03-23 09:19:51 +00:00
|
|
|
## Copyright 2018(c) Analog Devices, Inc.
|
2016-07-06 19:02:00 +00:00
|
|
|
## Auto-generated, do not modify!
|
|
|
|
####################################################################################
|
2018-03-23 09:19:51 +00:00
|
|
|
|
|
|
|
LIBRARY_NAME := axi_ad9162
|
2016-07-06 19:02:00 +00:00
|
|
|
|
|
|
|
M_DEPS += ../common/ad_dds.v
|
2016-12-09 21:06:41 +00:00
|
|
|
M_DEPS += ../common/ad_dds_1.v
|
|
|
|
M_DEPS += ../common/ad_dds_sine.v
|
2016-07-06 19:02:00 +00:00
|
|
|
M_DEPS += ../common/ad_rst.v
|
|
|
|
M_DEPS += ../common/up_axi.v
|
|
|
|
M_DEPS += ../common/up_clock_mon.v
|
|
|
|
M_DEPS += ../common/up_dac_channel.v
|
2016-12-09 21:06:41 +00:00
|
|
|
M_DEPS += ../common/up_dac_common.v
|
|
|
|
M_DEPS += ../common/up_xfer_cntrl.v
|
|
|
|
M_DEPS += ../common/up_xfer_status.v
|
|
|
|
M_DEPS += ../xilinx/common/ad_mul.v
|
2017-03-30 15:33:22 +00:00
|
|
|
M_DEPS += ../xilinx/common/ad_rst_constr.xdc
|
|
|
|
M_DEPS += ../xilinx/common/up_clock_mon_constr.xdc
|
|
|
|
M_DEPS += ../xilinx/common/up_xfer_cntrl_constr.xdc
|
|
|
|
M_DEPS += ../xilinx/common/up_xfer_status_constr.xdc
|
2016-12-09 21:06:41 +00:00
|
|
|
M_DEPS += axi_ad9162.v
|
2016-07-06 19:02:00 +00:00
|
|
|
M_DEPS += axi_ad9162_channel.v
|
|
|
|
M_DEPS += axi_ad9162_core.v
|
|
|
|
M_DEPS += axi_ad9162_if.v
|
2016-12-09 21:06:41 +00:00
|
|
|
M_DEPS += axi_ad9162_ip.tcl
|
2016-07-06 19:02:00 +00:00
|
|
|
|
2018-03-23 09:19:51 +00:00
|
|
|
include ../scripts/library.mk
|