pluto_hdl_adi/projects/ad4630_fmc/zed/README.md

37 lines
1.4 KiB
Markdown
Raw Normal View History

2021-01-21 10:05:11 +00:00
2021-10-19 10:01:32 +00:00
# EVAL-AD463X_FMCZ HDL reference design
2021-01-21 10:05:11 +00:00
## Building the design
The design supports almost all the digital interface modes of AD463x, AD403x
and adaq42xx a new bit stream should be generated each time when the targeted
configuration changes.
2021-01-21 10:05:11 +00:00
Default configuration: generic SPI mode for clocking, 2 lanes per channel, SDR
2021-10-19 10:01:32 +00:00
data capture and capture zone 2.
2021-01-21 10:05:11 +00:00
### Building attributes
| Attribute name | Valid values |
| --------------- | ------------------------------------------------- |
| CLK_MODE | 0 - SPI / 1 - Echo-clock or Master clock |
| NUM_OF_SDI | 1 - Interleaved / 2 - 1LPC / 4 - 2LPC / 8 - 4LPC |
| CAPTURE_ZONE | 1 - negedge of BUSY / 2 - next posedge of CNV |
| DDR_EN | 0 - MISO runs on SDR / 1 - MISO runs on DDR |
**Example:**
make CLK_MODE=0 NUM_OF_SDI=2 CAPTURE_ZONE=2 DDR_EN=0
make CLK_MODE=0 NUM_OF_SDI=4 CAPTURE_ZONE=2 DDR_EN=0
make CLK_MODE=0 NUM_OF_SDI=8 CAPTURE_ZONE=2 DDR_EN=0
make CLK_MODE=1 NUM_OF_SDI=2 CAPTURE_ZONE=2 DDR_EN=0
make CLK_MODE=1 NUM_OF_SDI=4 CAPTURE_ZONE=2 DDR_EN=0
make CLK_MODE=1 NUM_OF_SDI=8 CAPTURE_ZONE=2 DDR_EN=0
make CLK_MODE=1 NUM_OF_SDI=2 CAPTURE_ZONE=2 DDR_EN=1
make CLK_MODE=1 NUM_OF_SDI=4 CAPTURE_ZONE=2 DDR_EN=1
make CLK_MODE=1 NUM_OF_SDI=8 CAPTURE_ZONE=2 DDR_EN=1
2021-01-21 10:05:11 +00:00
2021-10-19 10:01:32 +00:00
## Documentation
2021-01-21 10:05:11 +00:00
2021-10-19 10:01:32 +00:00
https://wiki.analog.com/resources/eval/user-guides/ad463x/hdl
2021-01-21 10:05:11 +00:00