zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
pluto_hdl_adi/projects/adrv9361z7035/ccbob_cmos/system_bd.tcl

19 lines
513 B
Tcl
Raw Normal View History

ccbrk_cmos: ccbrk copy
2016-03-11 16:19:30 +00:00
adrv9361z7035: Rename pzsdr2 to adrv9361z7035
2017-05-25 14:17:54 +00:00
source ../common/adrv9361z7035_bd.tcl
source ../common/ccbob_bd.tcl
sysid: Upgrade framework, header/ip are now at 2/1.1.a Unify tcl scripts; rename adi_pd_intel.tcl to adi_pd.tcl add git branch to internal use area; update log prints; update xilixn projects; fix cn0506 sysid script;
2020-10-09 14:28:10 +00:00
source $ad_hdl_dir/projects/scripts/adi_pd.tcl
ccbrk_cmos: ccbrk copy
2016-03-11 16:19:30 +00:00
ad9361- clkdiv to util_ad9361_divclk
2017-08-07 15:25:46 +00:00
ad_ip_parameter util_ad9361_divclk CONFIG.SEL_0_DIV 2
ad_ip_parameter util_ad9361_divclk CONFIG.SEL_1_DIV 1
pzsdr2: Added FIFOs for DAC and ADC paths so that they work at l_clk/2 or l_clk/4
2017-01-18 10:00:10 +00:00
pzsdr2- update ccfmc
2016-11-16 21:27:05 +00:00
cfg_ad9361_interface CMOS
ccbrk_cmos: cmos mode
2016-03-11 16:24:35 +00:00
pzsdr*: Automatic IP version update
2017-05-02 08:43:32 +00:00
ad_ip_parameter axi_ad9361 CONFIG.ADC_INIT_DELAY 29
ad9361- delay initialization
2017-03-15 16:06:49 +00:00
adrv9361: Added sysid to all projects
2019-11-18 11:02:06 +00:00
#system ID
ad_ip_parameter axi_sysid_0 CONFIG.ROM_ADDR_BITS 9
ad_ip_parameter rom_sys_0 CONFIG.PATH_TO_FILE "[pwd]/mem_init_sys.txt"
ad_ip_parameter rom_sys_0 CONFIG.ROM_ADDR_BITS 9
sysid: Remove cstring init string
2020-09-28 21:10:35 +00:00
sysid_gen_sys_init_file