2017-01-13 12:47:16 +00:00
|
|
|
|
|
|
|
source $ad_hdl_dir/projects/common/zcu102/zcu102_system_bd.tcl
|
|
|
|
|
2017-04-21 12:10:44 +00:00
|
|
|
ad_ip_parameter sys_ps8 CONFIG.PSU__FPGA_PL2_ENABLE 1
|
|
|
|
ad_ip_parameter sys_ps8 CONFIG.PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ 200
|
|
|
|
ad_ip_parameter sys_ps8 CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0 3
|
|
|
|
ad_ip_parameter sys_ps8 CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1 2
|
2017-01-13 12:47:16 +00:00
|
|
|
ad_connect sys_dma_clk sys_ps8/pl_clk2
|
|
|
|
source ../common/fmcomms5_bd.tcl
|
|
|
|
|
2017-04-21 12:10:44 +00:00
|
|
|
ad_ip_parameter axi_ad9361_0 CONFIG.ADC_INIT_DELAY 8
|
|
|
|
ad_ip_parameter axi_ad9361_1 CONFIG.ADC_INIT_DELAY 8
|
2017-01-16 12:47:31 +00:00
|
|
|
|
2017-08-07 15:25:46 +00:00
|
|
|
ad_ip_parameter util_ad9361_divclk CONFIG.SIM_DEVICE ULTRASCALE
|