2014-09-24 02:51:42 +00:00
|
|
|
|
|
|
|
|
# ad9265
|
|
|
|
|
|
2015-03-24 08:37:06 +00:00
|
|
|
create_bd_port -dir I adc_clk_in_p
|
|
|
|
|
create_bd_port -dir I adc_clk_in_n
|
|
|
|
|
create_bd_port -dir I adc_data_or_p
|
|
|
|
|
create_bd_port -dir I adc_data_or_n
|
|
|
|
|
create_bd_port -dir I -from 7 -to 0 adc_data_in_n
|
|
|
|
|
create_bd_port -dir I -from 7 -to 0 adc_data_in_p
|
2014-09-24 02:51:42 +00:00
|
|
|
|
|
|
|
|
# adc peripheral
|
|
|
|
|
|
|
|
|
|
set axi_ad9265 [create_bd_cell -type ip -vlnv analog.com:user:axi_ad9265:1.0 axi_ad9265]
|
|
|
|
|
|
|
|
|
|
set axi_ad9265_dma [create_bd_cell -type ip -vlnv analog.com:user:axi_dmac:1.0 axi_ad9265_dma]
|
|
|
|
|
set_property -dict [list CONFIG.C_DMA_TYPE_SRC {2}] $axi_ad9265_dma
|
|
|
|
|
set_property -dict [list CONFIG.C_DMA_TYPE_DEST {0}] $axi_ad9265_dma
|
|
|
|
|
set_property -dict [list CONFIG.C_CYCLIC {0}] $axi_ad9265_dma
|
|
|
|
|
set_property -dict [list CONFIG.C_SYNC_TRANSFER_START {0}] $axi_ad9265_dma
|
|
|
|
|
set_property -dict [list CONFIG.C_AXI_SLICE_SRC {0}] $axi_ad9265_dma
|
|
|
|
|
set_property -dict [list CONFIG.C_AXI_SLICE_DEST {0}] $axi_ad9265_dma
|
|
|
|
|
set_property -dict [list CONFIG.C_CLKS_ASYNC_DEST_REQ {1}] $axi_ad9265_dma
|
|
|
|
|
set_property -dict [list CONFIG.C_CLKS_ASYNC_SRC_DEST {1}] $axi_ad9265_dma
|
|
|
|
|
set_property -dict [list CONFIG.C_CLKS_ASYNC_REQ_SRC {1}] $axi_ad9265_dma
|
|
|
|
|
set_property -dict [list CONFIG.C_2D_TRANSFER {0}] $axi_ad9265_dma
|
|
|
|
|
set_property -dict [list CONFIG.C_DMA_DATA_WIDTH_SRC {16}] $axi_ad9265_dma
|
|
|
|
|
set_property -dict [list CONFIG.C_DMA_DATA_WIDTH_DEST {64}] $axi_ad9265_dma
|
|
|
|
|
|
2015-03-24 08:37:06 +00:00
|
|
|
# clock for ila
|
2014-09-24 02:51:42 +00:00
|
|
|
|
2015-03-24 08:37:06 +00:00
|
|
|
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP2 {1}] $sys_ps7
|
|
|
|
|
set_property -dict [list CONFIG.PCW_EN_CLK2_PORT {1}] $sys_ps7
|
|
|
|
|
set_property -dict [list CONFIG.PCW_EN_RST2_PORT {1}] $sys_ps7
|
|
|
|
|
set_property -dict [list CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {125.0}] $sys_ps7
|
2014-10-31 12:49:29 +00:00
|
|
|
|
2015-03-24 08:37:06 +00:00
|
|
|
# connections (ad9265)
|
2014-09-24 02:51:42 +00:00
|
|
|
|
2015-03-24 08:37:06 +00:00
|
|
|
ad_connect adc_clk_in_p axi_ad9265/adc_clk_in_p
|
|
|
|
|
ad_connect adc_clk_in_n axi_ad9265/adc_clk_in_n
|
|
|
|
|
ad_connect adc_data_in_n axi_ad9265/adc_data_in_n
|
|
|
|
|
ad_connect adc_data_in_p axi_ad9265/adc_data_in_p
|
|
|
|
|
ad_connect adc_data_or_p axi_ad9265/adc_or_in_p
|
|
|
|
|
ad_connect adc_data_or_n axi_ad9265/adc_or_in_n
|
2014-10-31 12:49:29 +00:00
|
|
|
|
2015-03-24 08:37:06 +00:00
|
|
|
ad_connect ad9265_clk axi_ad9265/adc_clk
|
2014-09-24 02:51:42 +00:00
|
|
|
|
2015-03-24 08:37:06 +00:00
|
|
|
ad_connect ad9265_clk axi_ad9265_dma/fifo_wr_clk
|
|
|
|
|
ad_connect sys_200m_clk axi_ad9265/delay_clk
|
2014-10-31 12:49:29 +00:00
|
|
|
|
2015-03-24 08:37:06 +00:00
|
|
|
ad_connect axi_ad9265/adc_valid axi_ad9265_dma/fifo_wr_en
|
|
|
|
|
ad_connect axi_ad9265/adc_data axi_ad9265_dma/fifo_wr_din
|
|
|
|
|
ad_connect axi_ad9265/adc_dovf axi_ad9265_dma/fifo_wr_overflow
|
2014-09-24 02:51:42 +00:00
|
|
|
|
|
|
|
|
# address mapping
|
|
|
|
|
|
2015-03-24 08:37:06 +00:00
|
|
|
ad_cpu_interconnect 0x44A00000 axi_ad9265
|
|
|
|
|
ad_cpu_interconnect 0x44A30000 axi_ad9265_dma
|
2014-09-24 02:51:42 +00:00
|
|
|
|
2015-03-24 08:37:06 +00:00
|
|
|
# interconnect (adc)
|
|
|
|
|
|
2015-04-02 19:27:55 +00:00
|
|
|
ad_mem_hp2_interconnect sys_200m_clk sys_ps7/S_AXI_HP2
|
|
|
|
|
ad_mem_hp2_interconnect sys_200m_clk axi_ad9265_dma/m_dest_axi
|
2015-03-24 08:37:06 +00:00
|
|
|
ad_connect sys_cpu_resetn axi_ad9265_dma/m_dest_axi_aresetn
|
|
|
|
|
|
|
|
|
|
# interrupts
|
2014-09-24 02:51:42 +00:00
|
|
|
|
2015-03-24 08:37:06 +00:00
|
|
|
ad_cpu_interrupt ps-13 mb-13 axi_ad9265_dma/irq
|
