2015-08-14 15:24:27 +00:00
|
|
|
# ip
|
|
|
|
|
|
|
|
|
|
source ../scripts/adi_env.tcl
|
|
|
|
|
source $ad_hdl_dir/library/scripts/adi_ip.tcl
|
|
|
|
|
|
2015-08-14 19:33:36 +00:00
|
|
|
adi_if_define if_gt_qpll
|
|
|
|
|
adi_if_ports output 1 qpll_rst reset
|
|
|
|
|
adi_if_ports output 1 qpll_ref_clk clock
|
2015-08-14 15:24:27 +00:00
|
|
|
|
2015-08-14 19:33:36 +00:00
|
|
|
adi_if_define if_gt_pll
|
|
|
|
|
adi_if_ports input 1 pll_rst reset
|
|
|
|
|
adi_if_ports output 1 cpll_rst_m reset
|
|
|
|
|
adi_if_ports output 1 cpll_ref_clk_in clock
|
2015-08-14 15:24:27 +00:00
|
|
|
|
2015-08-14 19:33:36 +00:00
|
|
|
adi_if_define if_gt_rx
|
2015-08-14 15:24:27 +00:00
|
|
|
adi_if_ports output 1 rx_p
|
|
|
|
|
adi_if_ports output 1 rx_n
|
|
|
|
|
adi_if_ports input 1 rx_rst reset
|
|
|
|
|
adi_if_ports output 1 rx_rst_m reset
|
|
|
|
|
adi_if_ports input 1 rx_gt_rst reset
|
|
|
|
|
adi_if_ports output 1 rx_gt_rst_m reset
|
|
|
|
|
adi_if_ports input 1 rx_pll_locked
|
|
|
|
|
adi_if_ports output 1 rx_pll_locked_m
|
|
|
|
|
adi_if_ports input 1 rx_user_ready
|
|
|
|
|
adi_if_ports output 1 rx_user_ready_m
|
|
|
|
|
adi_if_ports input 1 rx_rst_done
|
|
|
|
|
adi_if_ports output 1 rx_rst_done_m
|
|
|
|
|
adi_if_ports input 1 rx_out_clk clock
|
|
|
|
|
adi_if_ports output 1 rx_clk clock
|
|
|
|
|
adi_if_ports output 1 rx_sysref
|
|
|
|
|
adi_if_ports input 1 rx_sync
|
|
|
|
|
adi_if_ports input 1 rx_sof
|
|
|
|
|
adi_if_ports input 32 rx_data
|
|
|
|
|
adi_if_ports input 1 rx_ip_rst reset
|
|
|
|
|
adi_if_ports output 4 rx_ip_sof
|
|
|
|
|
adi_if_ports output 32 rx_ip_data
|
|
|
|
|
adi_if_ports input 1 rx_ip_sysref
|
|
|
|
|
adi_if_ports output 1 rx_ip_sync
|
|
|
|
|
adi_if_ports input 1 rx_ip_rst_done
|
|
|
|
|
|
2015-08-14 19:33:36 +00:00
|
|
|
adi_if_define if_gt_tx
|
|
|
|
|
adi_if_ports input 1 tx_p
|
|
|
|
|
adi_if_ports input 1 tx_n
|
|
|
|
|
adi_if_ports input 1 tx_rst reset
|
|
|
|
|
adi_if_ports output 1 tx_rst_m reset
|
|
|
|
|
adi_if_ports input 1 tx_gt_rst reset
|
|
|
|
|
adi_if_ports output 1 tx_gt_rst_m reset
|
|
|
|
|
adi_if_ports input 1 tx_pll_locked
|
|
|
|
|
adi_if_ports output 1 tx_pll_locked_m
|
|
|
|
|
adi_if_ports input 1 tx_user_ready
|
|
|
|
|
adi_if_ports output 1 tx_user_ready_m
|
|
|
|
|
adi_if_ports input 1 tx_rst_done
|
|
|
|
|
adi_if_ports output 1 tx_rst_done_m
|
|
|
|
|
adi_if_ports input 1 tx_out_clk clock
|
|
|
|
|
adi_if_ports output 1 tx_clk clock
|
|
|
|
|
adi_if_ports output 1 tx_sysref
|
|
|
|
|
adi_if_ports output 1 tx_sync
|
|
|
|
|
adi_if_ports output 32 tx_data
|
|
|
|
|
adi_if_ports input 1 tx_ip_rst reset
|
|
|
|
|
adi_if_ports input 32 tx_ip_data
|
|
|
|
|
adi_if_ports input 1 tx_ip_sysref
|
|
|
|
|
adi_if_ports input 1 tx_ip_sync
|
|
|
|
|
adi_if_ports input 1 tx_ip_rst_done
|
|
|
|
|
|
|
|
|
|
adi_if_define if_gt_rx_ksig
|
|
|
|
|
adi_if_ports output 4 rx_gt_ilas_f
|
|
|
|
|
adi_if_ports output 4 rx_gt_ilas_q
|
|
|
|
|
adi_if_ports output 4 rx_gt_ilas_a
|
|
|
|
|
adi_if_ports output 4 rx_gt_ilas_r
|
|
|
|
|
adi_if_ports output 4 rx_gt_cgs_k
|
2015-08-14 15:24:27 +00:00
|
|
|
|
