2023-07-06 12:08:22 +00:00
|
|
|
###############################################################################
|
|
|
|
|
## Copyright (C) 2020-2023 Analog Devices, Inc. All rights reserved.
|
|
|
|
|
### SPDX short identifier: ADIBSD
|
|
|
|
|
###############################################################################
|
2020-10-06 06:53:40 +00:00
|
|
|
|
|
|
|
|
# RX parameters
|
|
|
|
|
set RX_NUM_OF_LANES 4 ; # L
|
|
|
|
|
set RX_NUM_OF_CONVERTERS 4 ; # M
|
|
|
|
|
set RX_SAMPLES_PER_FRAME 1 ; # S
|
|
|
|
|
set RX_SAMPLE_WIDTH 16 ; # N/NP
|
|
|
|
|
|
|
|
|
|
set RX_SAMPLES_PER_CHANNEL 2 ; # L * 32 / (M * N)
|
|
|
|
|
|
|
|
|
|
source $ad_hdl_dir/library/jesd204/scripts/jesd204.tcl
|
|
|
|
|
|
|
|
|
|
# adc peripherals
|
|
|
|
|
|
|
|
|
|
ad_ip_instance axi_adxcvr axi_ad9656_rx_xcvr [list \
|
|
|
|
|
NUM_OF_LANES $RX_NUM_OF_LANES \
|
|
|
|
|
QPLL_ENABLE 1 \
|
|
|
|
|
TX_OR_RX_N 0 \
|
|
|
|
|
SYS_CLK_SEL 0 \
|
|
|
|
|
OUT_CLK_SEL 4 \
|
|
|
|
|
]
|
|
|
|
|
|
|
|
|
|
adi_axi_jesd204_rx_create axi_ad9656_rx_jesd $RX_NUM_OF_LANES
|
|
|
|
|
|
|
|
|
|
ad_ip_instance util_cpack2 util_ad9656_rx_cpack [list \
|
|
|
|
|
NUM_OF_CHANNELS $RX_NUM_OF_CONVERTERS \
|
|
|
|
|
SAMPLES_PER_CHANNEL $RX_SAMPLES_PER_CHANNEL \
|
|
|
|
|
SAMPLE_DATA_WIDTH $RX_SAMPLE_WIDTH \
|
|
|
|
|
]
|
|
|
|
|
|
|
|
|
|
adi_tpl_jesd204_rx_create rx_ad9656_tpl_core $RX_NUM_OF_LANES \
|
|
|
|
|
$RX_NUM_OF_CONVERTERS \
|
|
|
|
|
$RX_SAMPLES_PER_FRAME \
|
|
|
|
|
$RX_SAMPLE_WIDTH
|
|
|
|
|
|
|
|
|
|
ad_ip_instance axi_dmac axi_ad9656_rx_dma [list \
|
|
|
|
|
DMA_TYPE_SRC 2 \
|
|
|
|
|
DMA_TYPE_DEST 0 \
|
|
|
|
|
CYCLIC 0 \
|
|
|
|
|
SYNC_TRANSFER_START 1 \
|
|
|
|
|
DMA_2D_TRANSFER 0 \
|
|
|
|
|
DMA_DATA_WIDTH_SRC [expr 32*$RX_NUM_OF_LANES] \
|
|
|
|
|
MAX_BYTES_PER_BURST 256 \
|
|
|
|
|
AXI_SLICE_DEST false \
|
|
|
|
|
AXI_SLICE_SRC false \
|
|
|
|
|
DMA_DATA_WIDTH_DEST 128 \
|
|
|
|
|
FIFO_SIZE 32 \
|
|
|
|
|
]
|
|
|
|
|
|
|
|
|
|
# common cores
|
|
|
|
|
|
|
|
|
|
ad_ip_instance util_adxcvr util_ad9656_xcvr [list \
|
|
|
|
|
RX_NUM_OF_LANES $RX_NUM_OF_LANES \
|
|
|
|
|
TX_NUM_OF_LANES 0 \
|
|
|
|
|
CPLL_FBDIV 4 \
|
|
|
|
|
CPLL_FBDIV_4_5 5 \
|
|
|
|
|
RX_OUT_DIV 2 \
|
|
|
|
|
RX_CLK25_DIV 5 \
|
|
|
|
|
]
|
|
|
|
|
|
|
|
|
|
# xcvr interfaces
|
|
|
|
|
|
|
|
|
|
set rx_ref_clk rx_ref_clk_0
|
|
|
|
|
|
|
|
|
|
create_bd_port -dir I $rx_ref_clk
|
|
|
|
|
ad_connect $sys_cpu_resetn util_ad9656_xcvr/up_rstn
|
|
|
|
|
ad_connect $sys_cpu_clk util_ad9656_xcvr/up_clk
|
|
|
|
|
|
|
|
|
|
# Rx
|
|
|
|
|
ad_connect ad9656_rx_device_clk util_ad9656_xcvr/rx_out_clk_0
|
|
|
|
|
ad_xcvrcon util_ad9656_xcvr axi_ad9656_rx_xcvr axi_ad9656_rx_jesd {} ad9656_rx_device_clk
|
|
|
|
|
ad_xcvrpll $rx_ref_clk util_ad9656_xcvr/qpll_ref_clk_0
|
|
|
|
|
for {set i 0} {$i < $RX_NUM_OF_LANES} {incr i} {
|
|
|
|
|
set ch [expr $i]
|
|
|
|
|
ad_xcvrpll $rx_ref_clk util_ad9656_xcvr/cpll_ref_clk_$ch
|
|
|
|
|
ad_xcvrpll axi_ad9656_rx_xcvr/up_pll_rst util_ad9656_xcvr/up_cpll_rst_$ch
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
# connections (adc)
|
|
|
|
|
|
|
|
|
|
ad_connect util_ad9656_xcvr/rx_out_clk_0 rx_ad9656_tpl_core/link_clk
|
|
|
|
|
ad_connect axi_ad9656_rx_jesd/rx_sof rx_ad9656_tpl_core/link_sof
|
|
|
|
|
ad_connect axi_ad9656_rx_jesd/rx_data_tdata rx_ad9656_tpl_core/link_data
|
|
|
|
|
ad_connect axi_ad9656_rx_jesd/rx_data_tvalid rx_ad9656_tpl_core/link_valid
|
|
|
|
|
ad_connect util_ad9656_xcvr/rx_out_clk_0 util_ad9656_rx_cpack/clk
|
|
|
|
|
ad_connect ad9656_rx_device_clk_rstgen/peripheral_reset util_ad9656_rx_cpack/reset
|
|
|
|
|
|
|
|
|
|
ad_connect rx_ad9656_tpl_core/adc_valid_0 util_ad9656_rx_cpack/fifo_wr_en
|
|
|
|
|
ad_connect rx_ad9656_tpl_core/adc_enable_0 util_ad9656_rx_cpack/enable_0
|
|
|
|
|
ad_connect rx_ad9656_tpl_core/adc_enable_1 util_ad9656_rx_cpack/enable_1
|
|
|
|
|
ad_connect rx_ad9656_tpl_core/adc_enable_2 util_ad9656_rx_cpack/enable_2
|
|
|
|
|
ad_connect rx_ad9656_tpl_core/adc_enable_3 util_ad9656_rx_cpack/enable_3
|
|
|
|
|
ad_connect rx_ad9656_tpl_core/adc_data_0 util_ad9656_rx_cpack/fifo_wr_data_0
|
|
|
|
|
ad_connect rx_ad9656_tpl_core/adc_data_1 util_ad9656_rx_cpack/fifo_wr_data_1
|
|
|
|
|
ad_connect rx_ad9656_tpl_core/adc_data_2 util_ad9656_rx_cpack/fifo_wr_data_2
|
|
|
|
|
ad_connect rx_ad9656_tpl_core/adc_data_3 util_ad9656_rx_cpack/fifo_wr_data_3
|
|
|
|
|
ad_connect rx_ad9656_tpl_core/adc_dovf util_ad9656_rx_cpack/fifo_wr_overflow
|
|
|
|
|
|
|
|
|
|
ad_connect util_ad9656_xcvr/rx_out_clk_0 axi_ad9656_rx_dma/fifo_wr_clk
|
|
|
|
|
ad_connect util_ad9656_rx_cpack/packed_fifo_wr axi_ad9656_rx_dma/fifo_wr
|
|
|
|
|
ad_connect $sys_dma_resetn axi_ad9656_rx_dma/m_dest_axi_aresetn
|
|
|
|
|
|
|
|
|
|
# interconnect (cpu)
|
|
|
|
|
|
|
|
|
|
ad_cpu_interconnect 0x44A00000 rx_ad9656_tpl_core
|
|
|
|
|
ad_cpu_interconnect 0x44A60000 axi_ad9656_rx_xcvr
|
|
|
|
|
ad_cpu_interconnect 0x44AA0000 axi_ad9656_rx_jesd
|
|
|
|
|
ad_cpu_interconnect 0x7c400000 axi_ad9656_rx_dma
|
|
|
|
|
|
|
|
|
|
ad_mem_hp0_interconnect $sys_cpu_clk axi_ad9656_rx_xcvr/m_axi
|
|
|
|
|
|
|
|
|
|
# interconnect (mem/dac)
|
|
|
|
|
|
|
|
|
|
ad_mem_hp2_interconnect $sys_dma_clk sys_ps7/S_AXI_HP1
|
|
|
|
|
ad_mem_hp2_interconnect $sys_dma_clk axi_ad9656_rx_dma/m_dest_axi
|
|
|
|
|
|
|
|
|
|
# interrupts
|
|
|
|
|
|
|
|
|
|
ad_cpu_interrupt ps-12 mb-13 axi_ad9656_rx_jesd/irq
|
|
|
|
|
ad_cpu_interrupt ps-13 mb-12 axi_ad9656_rx_dma/irq
|
