pluto_hdl_adi/projects/pzsdr2/ccbrk_cmos/system_bd.tcl

12 lines
266 B
Tcl
Raw Normal View History

2016-03-11 16:19:30 +00:00
2016-11-15 19:15:55 +00:00
source ../common/pzsdr2_bd.tcl
2016-03-11 16:19:30 +00:00
source ../common/ccbrk_bd.tcl
set_property -dict [list CONFIG.SEL_0_DIV {2}] $clkdiv
set_property -dict [list CONFIG.SEL_1_DIV {1}] $clkdiv
2016-11-16 21:27:05 +00:00
cfg_ad9361_interface CMOS
2016-03-11 16:24:35 +00:00
2017-03-15 16:06:49 +00:00
set_property CONFIG.ADC_INIT_DELAY 29 [get_bd_cells axi_ad9361]