2023-07-06 12:08:22 +00:00
|
|
|
###############################################################################
|
|
|
|
|
## Copyright (C) 2020-2023 Analog Devices, Inc. All rights reserved.
|
|
|
|
|
### SPDX short identifier: ADIBSD
|
|
|
|
|
###############################################################################
|
2020-06-03 13:14:07 +00:00
|
|
|
|
|
|
|
|
# receive dma
|
|
|
|
|
|
|
|
|
|
add_instance axi_dmac_0 axi_dmac
|
|
|
|
|
set_instance_parameter_value axi_dmac_0 {DMA_TYPE_SRC} {1}
|
|
|
|
|
set_instance_parameter_value axi_dmac_0 {DMA_TYPE_DEST} {0}
|
|
|
|
|
set_instance_parameter_value axi_dmac_0 {CYCLIC} {0}
|
|
|
|
|
set_instance_parameter_value axi_dmac_0 {DMA_DATA_WIDTH_SRC} {32}
|
2020-10-05 08:51:35 +00:00
|
|
|
set_instance_parameter_value axi_dmac_0 {DMA_DATA_WIDTH_DEST} {128}
|
2020-06-03 13:14:07 +00:00
|
|
|
|
|
|
|
|
# axi_spi_engine
|
|
|
|
|
|
|
|
|
|
add_instance axi_spi_engine_0 axi_spi_engine
|
|
|
|
|
set_instance_parameter_value axi_spi_engine_0 {ASYNC_SPI_CLK} {1}
|
|
|
|
|
set_instance_parameter_value axi_spi_engine_0 {DATA_WIDTH} {32}
|
|
|
|
|
set_instance_parameter_value axi_spi_engine_0 {MM_IF_TYPE} {0}
|
|
|
|
|
set_instance_parameter_value axi_spi_engine_0 {NUM_OF_SDI} {1}
|
|
|
|
|
set_instance_parameter_value axi_spi_engine_0 {NUM_OFFLOAD} {1}
|
|
|
|
|
|
|
|
|
|
# spi_engine_execution
|
|
|
|
|
|
|
|
|
|
add_instance spi_engine_execution_0 spi_engine_execution
|
|
|
|
|
set_instance_parameter_value spi_engine_execution_0 {DATA_WIDTH} {32}
|
|
|
|
|
set_instance_parameter_value spi_engine_execution_0 {NUM_OF_SDI} {1}
|
|
|
|
|
set_instance_parameter_value spi_engine_execution_0 {SDI_DELAY} {0}
|
|
|
|
|
|
|
|
|
|
# spi_engine_interconnect
|
|
|
|
|
|
|
|
|
|
add_instance spi_engine_interconnect_0 spi_engine_interconnect
|
|
|
|
|
set_instance_parameter_value spi_engine_interconnect_0 {DATA_WIDTH} {32}
|
|
|
|
|
set_instance_parameter_value spi_engine_interconnect_0 {NUM_OF_SDI} {1}
|
|
|
|
|
|
|
|
|
|
# spi_engine_offload
|
|
|
|
|
|
|
|
|
|
add_instance spi_engine_offload_0 spi_engine_offload
|
|
|
|
|
set_instance_parameter_value spi_engine_offload_0 {ASYNC_TRIG} {1}
|
|
|
|
|
set_instance_parameter_value spi_engine_offload_0 {ASYNC_SPI_CLK} {0}
|
|
|
|
|
set_instance_parameter_value spi_engine_offload_0 {DATA_WIDTH} {32}
|
|
|
|
|
set_instance_parameter_value spi_engine_offload_0 {NUM_OF_SDI} {1}
|
|
|
|
|
|
|
|
|
|
# exported interface
|
|
|
|
|
|
|
|
|
|
add_interface cn0540_spi_sclk clock source
|
|
|
|
|
add_interface cn0540_spi_cs conduit end
|
|
|
|
|
add_interface cn0540_spi_sdi conduit end
|
|
|
|
|
add_interface cn0540_spi_sdo conduit end
|
|
|
|
|
add_interface cn0540_spi_trigger conduit end
|
|
|
|
|
|
|
|
|
|
set_interface_property cn0540_spi_cs EXPORT_OF spi_engine_execution_0.if_cs
|
|
|
|
|
set_interface_property cn0540_spi_sclk EXPORT_OF spi_engine_execution_0.if_sclk
|
|
|
|
|
set_interface_property cn0540_spi_sdi EXPORT_OF spi_engine_execution_0.if_sdi
|
|
|
|
|
set_interface_property cn0540_spi_sdo EXPORT_OF spi_engine_execution_0.if_sdo
|
|
|
|
|
set_interface_property cn0540_spi_trigger EXPORT_OF spi_engine_offload_0.if_trigger
|
|
|
|
|
|
|
|
|
|
# clocks
|
|
|
|
|
|
|
|
|
|
add_connection sys_clk.clk axi_spi_engine_0.s_axi_clock
|
|
|
|
|
add_connection sys_clk.clk axi_dmac_0.s_axi_clock
|
|
|
|
|
|
|
|
|
|
add_connection sys_dma_clk.clk spi_engine_execution_0.if_clk
|
|
|
|
|
add_connection sys_dma_clk.clk spi_engine_interconnect_0.if_clk
|
|
|
|
|
add_connection sys_dma_clk.clk axi_spi_engine_0.if_spi_clk
|
|
|
|
|
add_connection sys_dma_clk.clk spi_engine_offload_0.if_ctrl_clk
|
|
|
|
|
add_connection sys_dma_clk.clk spi_engine_offload_0.if_spi_clk
|
|
|
|
|
add_connection sys_dma_clk.clk axi_dmac_0.if_s_axis_aclk
|
|
|
|
|
add_connection sys_dma_clk.clk axi_dmac_0.m_dest_axi_clock
|
|
|
|
|
|
|
|
|
|
# resets
|
|
|
|
|
|
|
|
|
|
add_connection sys_clk.clk_reset axi_spi_engine_0.s_axi_reset
|
|
|
|
|
add_connection sys_clk.clk_reset axi_dmac_0.s_axi_reset
|
|
|
|
|
|
|
|
|
|
add_connection axi_spi_engine_0.if_spi_resetn spi_engine_execution_0.if_resetn
|
|
|
|
|
add_connection axi_spi_engine_0.if_spi_resetn spi_engine_interconnect_0.if_resetn
|
|
|
|
|
add_connection axi_spi_engine_0.if_spi_resetn spi_engine_offload_0.if_spi_resetn
|
|
|
|
|
|
|
|
|
|
add_connection sys_dma_clk.clk_reset axi_dmac_0.m_dest_axi_reset
|
|
|
|
|
|
|
|
|
|
# interfaces
|
|
|
|
|
|
|
|
|
|
add_connection spi_engine_interconnect_0.m_cmd spi_engine_execution_0.cmd
|
|
|
|
|
add_connection spi_engine_execution_0.sdi_data spi_engine_interconnect_0.m_sdi
|
|
|
|
|
add_connection spi_engine_interconnect_0.m_sdo spi_engine_execution_0.sdo_data
|
|
|
|
|
add_connection spi_engine_execution_0.sync spi_engine_interconnect_0.m_sync
|
|
|
|
|
|
|
|
|
|
add_connection axi_spi_engine_0.cmd spi_engine_interconnect_0.s0_cmd
|
|
|
|
|
add_connection spi_engine_interconnect_0.s0_sdi axi_spi_engine_0.sdi_data
|
|
|
|
|
add_connection axi_spi_engine_0.sdo_data spi_engine_interconnect_0.s0_sdo
|
|
|
|
|
add_connection spi_engine_interconnect_0.s0_sync axi_spi_engine_0.sync
|
|
|
|
|
|
|
|
|
|
add_connection spi_engine_offload_0.cmd spi_engine_interconnect_0.s1_cmd
|
|
|
|
|
add_connection spi_engine_interconnect_0.s1_sdi spi_engine_offload_0.sdi_data
|
|
|
|
|
add_connection spi_engine_offload_0.sdo_data spi_engine_interconnect_0.s1_sdo
|
|
|
|
|
add_connection spi_engine_interconnect_0.s1_sync spi_engine_offload_0.sync
|
|
|
|
|
|
|
|
|
|
add_connection spi_engine_offload_0.ctrl_cmd_wr axi_spi_engine_0.offload0_cmd
|
|
|
|
|
add_connection spi_engine_offload_0.ctrl_sdo_wr axi_spi_engine_0.offload0_sdo
|
|
|
|
|
add_connection spi_engine_offload_0.if_ctrl_enable axi_spi_engine_0.if_offload0_enable
|
|
|
|
|
add_connection spi_engine_offload_0.if_ctrl_enabled axi_spi_engine_0.if_offload0_enabled
|
|
|
|
|
add_connection spi_engine_offload_0.if_ctrl_mem_reset axi_spi_engine_0.if_offload0_mem_reset
|
|
|
|
|
add_connection spi_engine_offload_0.status_sync axi_spi_engine_0.offload_sync
|
|
|
|
|
|
|
|
|
|
add_connection spi_engine_offload_0.offload_sdi axi_dmac_0.s_axis
|
|
|
|
|
|
|
|
|
|
# cpu interconnects
|
|
|
|
|
|
|
|
|
|
ad_cpu_interconnect 0x00020000 axi_dmac_0.s_axi
|
|
|
|
|
ad_cpu_interconnect 0x00030000 axi_spi_engine_0.s_axi
|
|
|
|
|
|
|
|
|
|
# dma interconnect
|
|
|
|
|
ad_dma_interconnect axi_dmac_0.m_dest_axi
|
|
|
|
|
|
|
|
|
|
#interrupts
|
|
|
|
|
|
|
|
|
|
ad_cpu_interrupt 4 axi_dmac_0.interrupt_sender
|
|
|
|
|
ad_cpu_interrupt 5 axi_spi_engine_0.interrupt_sender
|
|
|
|
|
|
