pluto_hdl_adi/projects/fmcjesdadc1/Readme.md

11 lines
807 B
Markdown
Raw Normal View History

# FMCJESDADC1 HDL Project
Here are some pointers to help you:
* [Board Product Page](https://www.analog.com/eval-ad-fmcjesdadc1-ebz)
* Parts : [14-Bit, 170 MSPS/250 MSPS, JESD204B, Dual Analog-to-Digital Converter](https://www.analog.com/ad9250)
* Parts : [12-Output Clock Generator with Integrated 2.5 GHz VCO](https://www.analog.com/AD9517-1)
* Project Doc: https://wiki.analog.com/resources/fpga/xilinx/fmc/ad-fmcjesdadc1-ebz/quickstart
* HDL Doc: https://wiki.analog.com/resources/fpga/xilinx/fmc/ad-fmcjesdadc1-ebz
* Linux Drivers: [AXI ADC HDL Linux Driver](https://wiki.analog.com/resources/tools-software/linux-drivers/iio-adc/axi-adc-hdl)
* Linux Drivers: [AD9517 12-Output Clock Generator Linux Driver](https://wiki.analog.com/resources/tools-software/linux-drivers/iio-pll/ad9517)