2022-04-28 12:39:59 +00:00
|
|
|
####################################################################################
|
2023-01-18 13:15:22 +00:00
|
|
|
## Copyright (c) 2018 - 2023 Analog Devices, Inc.
|
2022-04-28 12:39:59 +00:00
|
|
|
### SPDX short identifier: BSD-1-Clause
|
|
|
|
|
## Auto-generated, do not modify!
|
|
|
|
|
####################################################################################
|
|
|
|
|
|
|
|
|
|
LIBRARY_NAME := axi_adaq8092
|
|
|
|
|
|
|
|
|
|
GENERIC_DEPS += ../common/ad_datafmt.v
|
|
|
|
|
GENERIC_DEPS += ../common/ad_rst.v
|
|
|
|
|
GENERIC_DEPS += ../common/up_adc_channel.v
|
|
|
|
|
GENERIC_DEPS += ../common/up_adc_common.v
|
|
|
|
|
GENERIC_DEPS += ../common/up_axi.v
|
|
|
|
|
GENERIC_DEPS += ../common/up_clock_mon.v
|
|
|
|
|
GENERIC_DEPS += ../common/up_delay_cntrl.v
|
|
|
|
|
GENERIC_DEPS += ../common/up_xfer_cntrl.v
|
|
|
|
|
GENERIC_DEPS += ../common/up_xfer_status.v
|
|
|
|
|
GENERIC_DEPS += axi_adaq8092.v
|
|
|
|
|
GENERIC_DEPS += axi_adaq8092_apb_decode.v
|
|
|
|
|
GENERIC_DEPS += axi_adaq8092_channel.v
|
|
|
|
|
GENERIC_DEPS += axi_adaq8092_if.v
|
|
|
|
|
GENERIC_DEPS += axi_adaq8092_rand_decode.v
|
|
|
|
|
|
|
|
|
|
XILINX_DEPS += ../xilinx/common/ad_data_clk.v
|
|
|
|
|
XILINX_DEPS += ../xilinx/common/ad_data_in.v
|
|
|
|
|
XILINX_DEPS += ../xilinx/common/ad_dcfilter.v
|
|
|
|
|
XILINX_DEPS += ../xilinx/common/ad_rst_constr.xdc
|
|
|
|
|
XILINX_DEPS += ../xilinx/common/up_clock_mon_constr.xdc
|
|
|
|
|
XILINX_DEPS += ../xilinx/common/up_xfer_cntrl_constr.xdc
|
|
|
|
|
XILINX_DEPS += ../xilinx/common/up_xfer_status_constr.xdc
|
|
|
|
|
XILINX_DEPS += axi_adaq8092_ip.tcl
|
|
|
|
|
|
|
|
|
|
include ../scripts/library.mk
|
