2014-10-07 16:41:54 +00:00
|
|
|
|
2016-12-08 21:05:07 +00:00
|
|
|
create_clock -period "10.000 ns" -name sys_clk [get_ports {sys_clk}]
|
|
|
|
|
create_clock -period "12.500 ns" -name ref_clk [get_ports {ref_clk}]
|
|
|
|
|
create_clock -period "8.000 ns" -name eth_rx_clk [get_ports {eth_rx_clk}]
|
2014-10-07 16:41:54 +00:00
|
|
|
|
|
|
|
|
derive_pll_clocks
|
|
|
|
|
derive_clock_uncertainty
|
|
|
|
|
|
2016-12-08 21:05:07 +00:00
|
|
|
set_clock_groups -exclusive \
|
|
|
|
|
-group [get_clocks {i_system_bd|sys_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}] \
|
|
|
|
|
-group [get_clocks {i_system_bd|sys_pll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER|divclk}] \
|
|
|
|
|
-group [get_clocks {i_system_bd|sys_pll|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER|divclk}]
|
|
|
|
|
|
|
|
|
|
set_false_path -to [get_registers {rx_sysref_m1}]
|
|
|
|
|
|
|
|
|
|
set_false_path -from [get_clocks {sys_clk}] -through [get_nets *altera_jesd204_rx_ctl_inst*]\
|
|
|
|
|
-to [get_clocks {i_system_bd|avl_usdrx1_xcvr|alt_core_pll|altera_pll_i|arriav_pll|counter[0].output_counter|divclk}]
|
|
|
|
|
|
|
|
|
|
set_false_path -from [get_clocks {i_system_bd|avl_usdrx1_xcvr|alt_core_pll|altera_pll_i|arriav_pll|counter[0].output_counter|divclk}]\
|
|
|
|
|
-through [get_nets *altera_jesd204_rx_ctl_inst*] -to [get_clocks {sys_clk}]
|
|
|
|
|
|
|
|
|
|
set_false_path -from [get_clocks {sys_clk}] -through [get_nets *altera_jesd204_rx_csr_inst*]\
|
|
|
|
|
-to [get_clocks {i_system_bd|avl_usdrx1_xcvr|alt_core_pll|altera_pll_i|arriav_pll|counter[0].output_counter|divclk}]
|
|
|
|
|
|
|
|
|
|
set_false_path -from [get_clocks {i_system_bd|avl_usdrx1_xcvr|alt_core_pll|altera_pll_i|arriav_pll|counter[0].output_counter|divclk}]\
|
|
|
|
|
-through [get_nets *altera_jesd204_rx_csr_inst*] -to [get_clocks {sys_clk}]
|
|
|
|
|
|
