zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
pluto_hdl_adi/projects/daq3/zc706/system_bd.tcl

55 lines
2.3 KiB
Tcl
Raw Normal View History

Add .gitattributes file Add .gitattributes file which sets up the eol encoding handling. This will make sure that we get a uniform eol encoding across different operating systems. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2015-06-26 09:04:19 +00:00
source $ad_hdl_dir/projects/common/zc706/zc706_system_bd.tcl
axi_adc/dacfifo: Split the intergration script file Split the integration script file into two separate script files. Rename the integration processes names to be more meaningful.
2016-05-05 06:40:25 +00:00
source $ad_hdl_dir/projects/common/zc706/zc706_system_plddr3_adcfifo.tcl
dmafifo- adc/dac split
2016-08-16 16:54:29 +00:00
source $ad_hdl_dir/projects/common/xilinx/sys_dacfifo.tcl
Add .gitattributes file Add .gitattributes file which sets up the eol encoding handling. This will make sure that we get a uniform eol encoding across different operating systems. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2015-06-26 09:04:19 +00:00
axi_adc/dacfifo: Split the intergration script file Split the integration script file into two separate script files. Rename the integration processes names to be more meaningful.
2016-05-05 06:40:25 +00:00
p_plddr3_adcfifo [current_bd_instance .] axi_ad9680_fifo 128
daq3: bsplit/ccat -- removed
2015-07-15 17:05:34 +00:00
p_sys_dacfifo [current_bd_instance .] axi_ad9152_fifo 128 10
Add .gitattributes file Add .gitattributes file which sets up the eol encoding handling. This will make sure that we get a uniform eol encoding across different operating systems. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2015-06-26 09:04:19 +00:00
create_bd_port -dir I -type rst sys_rst
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr3
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 sys_clk
daq3: bsplit/ccat -- removed
2015-07-15 17:05:34 +00:00
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports sys_rst]
Add .gitattributes file Add .gitattributes file which sets up the eol encoding handling. This will make sure that we get a uniform eol encoding across different operating systems. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2015-06-26 09:04:19 +00:00
ad_connect sys_rst axi_ad9680_fifo/sys_rst
ad_connect sys_clk axi_ad9680_fifo/sys_clk
ad_connect ddr3 axi_ad9680_fifo/ddr3
create_bd_addr_seg -range 0x40000000 -offset 0x80000000 \
[get_bd_addr_spaces axi_ad9680_fifo/axi_adcfifo/axi] \
[get_bd_addr_segs axi_ad9680_fifo/axi_ddr_cntrl/memmap/memaddr] \
SEG_axi_ddr_cntrl_memaddr
source ../common/daq3_bd.tcl
version_upgrade: Update the DAQ3 project to 2016.2
2016-09-06 08:39:47 +00:00
# ila
daq3: updates
2015-11-13 18:16:52 +00:00
set mfifo_adc [create_bd_cell -type ip -vlnv analog.com:user:util_mfifo:1.0 mfifo_adc]
set_property -dict [list CONFIG.NUM_OF_CHANNELS {2}] $mfifo_adc
set_property -dict [list CONFIG.DIN_DATA_WIDTH {64}] $mfifo_adc
set_property -dict [list CONFIG.ADDRESS_WIDTH {8}] $mfifo_adc
version_upgrade: Update the DAQ3 project to 2016.2
2016-09-06 08:39:47 +00:00
set ila_adc [create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.1 ila_adc]
daq3: updates
2015-11-13 18:16:52 +00:00
set_property -dict [list CONFIG.C_MONITOR_TYPE {Native}] $ila_adc
set_property -dict [list CONFIG.C_TRIGIN_EN {false}] $ila_adc
set_property -dict [list CONFIG.C_EN_STRG_QUAL {1}] $ila_adc
set_property -dict [list CONFIG.C_NUM_OF_PROBES {3}] $ila_adc
set_property -dict [list CONFIG.C_PROBE0_WIDTH {1}] $ila_adc
set_property -dict [list CONFIG.C_PROBE1_WIDTH {16}] $ila_adc
set_property -dict [list CONFIG.C_PROBE2_WIDTH {16}] $ila_adc
ad_connect util_daq3_gt/rx_rst mfifo_adc/din_rst
ad_connect util_daq3_gt/rx_out_clk mfifo_adc/din_clk
ad_connect axi_ad9680_core/adc_valid_0 mfifo_adc/din_valid
ad_connect axi_ad9680_core/adc_data_0 mfifo_adc/din_data_0
ad_connect axi_ad9680_core/adc_data_1 mfifo_adc/din_data_1
ad_connect util_daq3_gt/rx_rst mfifo_adc/dout_rst
ad_connect util_daq3_gt/rx_out_clk mfifo_adc/dout_clk
ad_connect util_daq3_gt/rx_out_clk ila_adc/clk
ad_connect mfifo_adc/dout_valid ila_adc/probe0
ad_connect mfifo_adc/dout_data_0 ila_adc/probe1
ad_connect mfifo_adc/dout_data_1 ila_adc/probe2