pluto_hdl_adi/projects/adrv9364z7020/Readme.md

63 lines
2.9 KiB
Markdown
Raw Normal View History

2017-08-08 18:09:37 +00:00
# ADRV9364Z7020 SDR SOM
2016-11-17 16:29:01 +00:00
2017-08-08 18:09:37 +00:00
This folder contains the ADRV9364Z7020 SOM projects for each of the carrier boards.
2016-11-17 16:29:01 +00:00
2017-08-08 19:18:43 +00:00
# Supported SOM & Carriers
2016-11-17 16:29:01 +00:00
2017-08-08 19:18:43 +00:00
|Directory | Description |
|---------------|----------------------------------------------------|
|ccbob\_cmos | ADRV9364Z7020\-SOM (CMOS Mode) \+ ADRV1CRR\-BOB |
|ccbob\_lvds | ADRV9364Z7020\-SOM (LVDS Mode) \+ ADRV1CRR\-BOB |
|ccpackrf\_lvds | ADRV9364Z7020\-SOM (LVDS Mode) \+ ADRV1CRR\-PACKRF |
2017-08-08 19:18:43 +00:00
|ccusb\_lvds | ADRV9364Z7020\-SOM (LVDS Mode) \+ ADRV1CRR\-USB |
## Board Design Files (Vivado IPI)
2016-11-17 16:29:01 +00:00
2017-08-08 19:18:43 +00:00
|Directory/File | Description |
|-----------------------------|----------------------------------------|
|common/ADRV9364Z7020\_bd.tcl | ADRV9364Z7020\-SOM board design file. |
|common/ccbob\_bd.tcl | carrier, break out board design file. |
|common/ccpackrf\_bd.tcl | carrier, packrf board design file. |
2017-08-08 19:18:43 +00:00
|common/ccusb\_bd.tcl | carrier, usb board design file. |
2016-11-17 16:29:01 +00:00
2017-08-08 19:18:43 +00:00
FMC & BOB carrier designs includes loopback daughtercards for connectivity testing.
2016-11-17 16:29:01 +00:00
2017-08-08 19:18:43 +00:00
## Board Constraint Files (pin-out & io-standard)
2016-11-17 16:29:01 +00:00
2017-08-08 19:18:43 +00:00
|Directory/File | Description |
|----------------------------------------|-------------------------------------------------|
|common/ADRV9364Z7020\_constr.xdc | ADRV9364Z7020\-SOM base constraints file. |
|common/ADRV9364Z7020\_constr\_cmos.xdc | ADRV9364Z7020\-SOM CMOS mode constraints file. |
|common/ADRV9364Z7020\_constr\_lvds.xdc | ADRV9364Z7020\-SOM LVDS mode constraints file. |
|common/ccbob\_constr.xdc | carrier, break out board constraints file. |
|common/ccpackrf\_constr.xdc | carrier, packrf board constraints file. |
2017-08-08 19:18:43 +00:00
|common/ccusb\_constr.xdc | carrier, usb board constraints file. |
2016-11-17 16:29:01 +00:00
2017-08-08 19:18:43 +00:00
FMC & BOB carrier designs includes loopback daughtercards for connectivity testing.
2016-11-17 16:29:01 +00:00
2017-08-08 19:18:43 +00:00
## Building, Generating Bit Files (easy & efficient method)
```
[some-directory]> git clone -b dev git@github.com:analogdevicesinc/hdl.git
[some-directory]> make -C hdl/projects/adrv9364z7020/ccbob_cmos
```
2016-11-17 16:29:01 +00:00
2017-08-08 19:18:43 +00:00
## Building, Generating Elf Files (easy & efficient method)
```
[some-directory]> git clone -b dev git@github.com:analogdevicesinc/no-OS.git
[some-directory]> make -C no-OS/adrv9364z7020/ccbob_cmos
```
2016-11-17 16:29:01 +00:00
2017-08-08 19:18:43 +00:00
## Running, a quick test (easy & efficient method)
```
[some-directory]> make -C no-OS/adrv9364z7020/ccbob_cmos run
```
2016-11-17 16:29:01 +00:00
# ADRV9364Z7020 HDL Project
Here are some pointers to help you:
* [Board Product Page](https://www.analog.com/adrv9364-z7020)
* Parts : [RF Agile Transceiver](https://www.analog.com/ad9361)
* Project Doc: https://wiki.analog.com/resources/eval/user-guides/adrv9364-z7020
* HDL Doc: https://wiki.analog.com/resources/eval/user-guides/ad-fmcomms4-ebz
* Linux Drivers: https://wiki.analog.com/resources/tools-software/linux-drivers/iio-transceiver/ad9361