2015-06-26 09:04:19 +00:00
|
|
|
# ip
|
|
|
|
|
|
|
|
source ../scripts/adi_env.tcl
|
|
|
|
source $ad_hdl_dir/library/scripts/adi_ip.tcl
|
|
|
|
|
|
|
|
adi_ip_create axi_ad9680
|
|
|
|
adi_ip_files axi_ad9680 [list \
|
|
|
|
"$ad_hdl_dir/library/common/ad_rst.v" \
|
|
|
|
"$ad_hdl_dir/library/common/ad_pnmon.v" \
|
|
|
|
"$ad_hdl_dir/library/common/ad_datafmt.v" \
|
|
|
|
"$ad_hdl_dir/library/common/up_axi.v" \
|
|
|
|
"$ad_hdl_dir/library/common/up_xfer_cntrl.v" \
|
|
|
|
"$ad_hdl_dir/library/common/up_xfer_status.v" \
|
|
|
|
"$ad_hdl_dir/library/common/up_clock_mon.v" \
|
|
|
|
"$ad_hdl_dir/library/common/up_adc_common.v" \
|
|
|
|
"$ad_hdl_dir/library/common/up_adc_channel.v" \
|
2016-07-21 20:07:18 +00:00
|
|
|
"$ad_hdl_dir/library/common/ad_xcvr_rx_if.v" \
|
2017-03-30 13:12:07 +00:00
|
|
|
"$ad_hdl_dir/library/xilinx/common/up_xfer_cntrl_constr.xdc" \
|
|
|
|
"$ad_hdl_dir/library/xilinx/common/ad_rst_constr.xdc" \
|
|
|
|
"$ad_hdl_dir/library/xilinx/common/up_xfer_status_constr.xdc" \
|
|
|
|
"$ad_hdl_dir/library/xilinx/common/up_clock_mon_constr.xdc" \
|
2015-06-26 09:04:19 +00:00
|
|
|
"axi_ad9680_pnmon.v" \
|
|
|
|
"axi_ad9680_channel.v" \
|
|
|
|
"axi_ad9680_if.v" \
|
2017-03-30 13:12:07 +00:00
|
|
|
"axi_ad9680.v" ]
|
2015-06-26 09:04:19 +00:00
|
|
|
|
|
|
|
adi_ip_properties axi_ad9680
|
|
|
|
|
2016-08-10 18:50:31 +00:00
|
|
|
set_property driver_value 0 [ipx::get_ports *rx_valid* -of_objects [ipx::current_core]]
|
2015-06-26 09:04:19 +00:00
|
|
|
set_property driver_value 0 [ipx::get_ports *dovf* -of_objects [ipx::current_core]]
|
|
|
|
set_property driver_value 0 [ipx::get_ports *dunf* -of_objects [ipx::current_core]]
|
|
|
|
|
2018-02-15 08:41:14 +00:00
|
|
|
ipx::infer_bus_interface rx_clk xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
|
|
|
|
ipx::infer_bus_interface adc_clk xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
|
|
|
|
|
2015-06-26 09:04:19 +00:00
|
|
|
ipx::save_core [ipx::current_core]
|
|
|
|
|