pluto_hdl_adi/projects/scripts/adi_board.tcl

375 lines
14 KiB
Tcl
Raw Normal View History

2014-10-03 20:13:34 +00:00
###################################################################################################
###################################################################################################
variable sys_cpu_interconnect_index
variable sys_hp0_interconnect_index
variable sys_hp1_interconnect_index
variable sys_hp2_interconnect_index
variable sys_hp3_interconnect_index
variable sys_mem_interconnect_index
###################################################################################################
###################################################################################################
set sys_cpu_interconnect_index 0
set sys_hp0_interconnect_index -1
set sys_hp1_interconnect_index -1
set sys_hp2_interconnect_index -1
set sys_hp3_interconnect_index -1
set sys_mem_interconnect_index -1
2014-10-03 20:13:34 +00:00
###################################################################################################
###################################################################################################
proc ad_connect_type {p_name} {
set m_name ""
if {$m_name eq ""} {set m_name [get_bd_intf_pins -quiet $p_name]}
if {$m_name eq ""} {set m_name [get_bd_pins -quiet $p_name]}
2014-10-03 20:13:34 +00:00
if {$m_name eq ""} {set m_name [get_bd_intf_ports -quiet $p_name]}
if {$m_name eq ""} {set m_name [get_bd_ports -quiet $p_name]}
2015-03-05 15:56:06 +00:00
if {$m_name eq ""} {set m_name [get_bd_intf_nets -quiet $p_name]}
if {$m_name eq ""} {set m_name [get_bd_nets -quiet $p_name]}
2014-10-03 20:13:34 +00:00
return $m_name
}
2014-10-03 20:13:34 +00:00
proc ad_connect {p_name_1 p_name_2} {
2015-03-26 14:08:01 +00:00
if {($p_name_2 eq "GND") || ($p_name_2 eq "VCC")} {
set p_size 1
set p_msb [get_property left [get_bd_pins $p_name_1]]
set p_lsb [get_property right [get_bd_pins $p_name_1]]
if {($p_msb ne "") && ($p_lsb ne "")} {
set p_size [expr (($p_msb + 1) - $p_lsb)]
}
set p_cell_name [regsub -all {/} $p_name_1 "_"]
set p_cell_name "${p_cell_name}_${p_name_2}"
if {$p_name_2 eq "VCC"} {
set p_value -1
} else {
set p_value 0
}
puts "create_bd_cell(xlconstant) size($p_size) value($p_value) name($p_cell_name)"
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 $p_cell_name
set_property CONFIG.CONST_WIDTH $p_size [get_bd_cells $p_cell_name]
set_property CONFIG.CONST_VAL $p_value [get_bd_cells $p_cell_name]
puts "connect_bd_net $p_cell_name/dout $p_name_1"
connect_bd_net [get_bd_pins $p_cell_name/dout] [get_bd_pins $p_name_1]
return
}
2014-10-03 20:13:34 +00:00
set m_name_1 [ad_connect_type $p_name_1]
set m_name_2 [ad_connect_type $p_name_2]
2015-03-05 15:56:06 +00:00
if {$m_name_1 eq ""} {
if {[get_property CLASS $m_name_2] eq "bd_intf_pin"} {
puts "create_bd_intf_net $p_name_1"
2015-03-05 15:56:06 +00:00
create_bd_intf_net $p_name_1
}
if {[get_property CLASS $m_name_2] eq "bd_pin"} {
puts "create_bd_net $p_name_1"
2015-03-05 15:56:06 +00:00
create_bd_net $p_name_1
}
set m_name_1 [ad_connect_type $p_name_1]
}
2014-10-03 20:13:34 +00:00
if {[get_property CLASS $m_name_1] eq "bd_intf_pin"} {
puts "connect_bd_intf_net $m_name_1 $m_name_2"
2014-10-03 20:13:34 +00:00
connect_bd_intf_net $m_name_1 $m_name_2
return
}
2014-10-03 20:13:34 +00:00
if {[get_property CLASS $m_name_1] eq "bd_pin"} {
puts "connect_bd_net $m_name_1 $m_name_2"
2014-10-03 20:13:34 +00:00
connect_bd_net $m_name_1 $m_name_2
return
}
2014-10-03 20:13:34 +00:00
if {[get_property CLASS $m_name_1] eq "bd_net"} {
puts "connect_bd_net -net $m_name_1 $m_name_2"
2015-03-05 15:56:06 +00:00
connect_bd_net -net $m_name_1 $m_name_2
2014-10-03 20:13:34 +00:00
return
}
}
2016-04-11 19:33:00 +00:00
proc ad_disconnect {p_name_1 p_name_2} {
set m_name_1 [ad_connect_type $p_name_1]
set m_name_2 [ad_connect_type $p_name_2]
if {[get_property CLASS $m_name_1] eq "bd_net"} {
puts "disconnect_bd_net $m_name_1 $m_name_2"
disconnect_bd_net $m_name_1 $m_name_2
return
}
}
2014-10-03 20:13:34 +00:00
###################################################################################################
###################################################################################################
2014-11-10 20:05:23 +00:00
proc ad_mem_hp0_interconnect {p_clk p_name} {
2014-11-10 20:05:23 +00:00
global sys_zynq
2015-03-05 15:56:06 +00:00
if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP0")} {return}
2014-11-10 20:05:23 +00:00
if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP0" $p_clk $p_name}
}
2014-11-10 20:05:23 +00:00
proc ad_mem_hp1_interconnect {p_clk p_name} {
global sys_zynq
2015-03-05 15:56:06 +00:00
if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP1")} {return}
2014-11-10 20:05:23 +00:00
if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP1" $p_clk $p_name}
}
2014-11-10 20:05:23 +00:00
proc ad_mem_hp2_interconnect {p_clk p_name} {
global sys_zynq
2015-03-05 15:56:06 +00:00
if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP2")} {return}
2014-11-10 20:05:23 +00:00
if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP2" $p_clk $p_name}
}
2014-10-03 20:13:34 +00:00
2015-03-05 15:56:06 +00:00
proc ad_mem_hp3_interconnect {p_clk p_name} {
2014-11-10 20:05:23 +00:00
global sys_zynq
2015-03-05 15:56:06 +00:00
if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP3")} {return}
2014-11-10 20:05:23 +00:00
if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
if {$sys_zynq == 1} {ad_mem_hpx_interconnect "HP3" $p_clk $p_name}
}
###################################################################################################
###################################################################################################
2014-11-10 20:05:23 +00:00
proc ad_mem_hpx_interconnect {p_sel p_clk p_name} {
global sys_zynq
2014-11-10 20:05:23 +00:00
global sys_ddr_addr_seg
global sys_hp0_interconnect_index
global sys_hp1_interconnect_index
global sys_hp2_interconnect_index
global sys_hp3_interconnect_index
global sys_mem_interconnect_index
set p_clk_source [get_bd_pins -filter {DIR == O} -of_objects [get_bd_nets $p_clk]]
2014-11-10 20:05:23 +00:00
if {$p_sel eq "MEM"} {
2015-03-05 15:56:06 +00:00
if {$sys_mem_interconnect_index < 0} {
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_mem_interconnect
}
2014-11-10 20:05:23 +00:00
set m_interconnect_index $sys_mem_interconnect_index
set m_interconnect_cell [get_bd_cells axi_mem_interconnect]
2015-03-05 15:56:06 +00:00
set m_addr_seg [get_bd_addr_segs -of_objects [get_bd_cells axi_ddr_cntrl]]
2014-11-10 20:05:23 +00:00
}
if {$p_sel eq "HP0"} {
2015-03-05 15:56:06 +00:00
if {$sys_hp0_interconnect_index < 0} {
2015-03-09 20:12:23 +00:00
set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells sys_ps7]
2015-03-05 15:56:06 +00:00
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_hp0_interconnect
}
2014-11-10 20:05:23 +00:00
set m_interconnect_index $sys_hp0_interconnect_index
set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM]
}
2014-10-03 20:13:34 +00:00
2014-11-10 20:05:23 +00:00
if {$p_sel eq "HP1"} {
2015-03-05 15:56:06 +00:00
if {$sys_hp1_interconnect_index < 0} {
2015-03-09 20:12:23 +00:00
set_property CONFIG.PCW_USE_S_AXI_HP1 {1} [get_bd_cells sys_ps7]
2015-03-05 15:56:06 +00:00
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_hp1_interconnect
}
2014-11-10 20:05:23 +00:00
set m_interconnect_index $sys_hp1_interconnect_index
set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM]
}
2014-11-10 20:05:23 +00:00
if {$p_sel eq "HP2"} {
2015-03-05 15:56:06 +00:00
if {$sys_hp2_interconnect_index < 0} {
2015-03-09 20:12:23 +00:00
set_property CONFIG.PCW_USE_S_AXI_HP2 {1} [get_bd_cells sys_ps7]
2015-03-05 15:56:06 +00:00
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_hp2_interconnect
}
2014-11-10 20:05:23 +00:00
set m_interconnect_index $sys_hp2_interconnect_index
set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM]
}
2014-11-10 20:05:23 +00:00
if {$p_sel eq "HP3"} {
2015-03-05 15:56:06 +00:00
if {$sys_hp3_interconnect_index < 0} {
2015-03-09 20:12:23 +00:00
set_property CONFIG.PCW_USE_S_AXI_HP3 {1} [get_bd_cells sys_ps7]
2015-03-05 15:56:06 +00:00
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_hp3_interconnect
}
2014-11-10 20:05:23 +00:00
set m_interconnect_index $sys_hp3_interconnect_index
set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP3/HP3_DDR_LOWOCM]
}
2014-11-10 20:05:23 +00:00
set i_str "S$m_interconnect_index"
if {$m_interconnect_index < 10} {
set i_str "S0$m_interconnect_index"
}
2014-11-10 20:05:23 +00:00
set m_interconnect_index [expr $m_interconnect_index + 1]
2015-03-09 20:12:23 +00:00
set p_intf_name [lrange [split $p_name "/"] end end]
set p_cell_name [lrange [split $p_name "/"] 0 0]
set p_intf_clock [get_bd_pins -filter "TYPE == clk && (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" -quiet -of_objects [get_bd_cells $p_cell_name]]
if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne "" ||
$p_intf_clock eq $p_clk_source} {
2015-03-09 20:12:23 +00:00
set p_intf_clock ""
}
2014-11-10 20:05:23 +00:00
if {$m_interconnect_index == 0} {
2015-03-05 15:56:06 +00:00
set_property CONFIG.NUM_MI 1 $m_interconnect_cell
2014-11-10 20:05:23 +00:00
set_property CONFIG.NUM_SI 1 $m_interconnect_cell
ad_connect sys_cpu_resetn $m_interconnect_cell/ARESETN
ad_connect $p_clk $m_interconnect_cell/ACLK
ad_connect sys_cpu_resetn $m_interconnect_cell/M00_ARESETN
ad_connect $p_clk $m_interconnect_cell/M00_ACLK
ad_connect $m_interconnect_cell/M00_AXI $p_name
2015-03-05 15:56:06 +00:00
if {$p_intf_clock ne ""} {
ad_connect $p_clk $p_intf_clock
}
2014-11-10 20:05:23 +00:00
} else {
set_property CONFIG.NUM_SI $m_interconnect_index $m_interconnect_cell
ad_connect sys_cpu_resetn $m_interconnect_cell/${i_str}_ARESETN
ad_connect $p_clk $m_interconnect_cell/${i_str}_ACLK
ad_connect $m_interconnect_cell/${i_str}_AXI $p_name
2015-03-05 15:56:06 +00:00
if {$p_intf_clock ne ""} {
ad_connect $p_clk $p_intf_clock
}
2014-11-10 20:05:23 +00:00
assign_bd_address $m_addr_seg
}
2014-11-10 20:05:23 +00:00
if {$m_interconnect_index == 3} {
set_property CONFIG.STRATEGY {2} $m_interconnect_cell
}
2014-11-10 20:05:23 +00:00
if {$p_sel eq "MEM"} {set sys_mem_interconnect_index $m_interconnect_index}
if {$p_sel eq "HP0"} {set sys_hp0_interconnect_index $m_interconnect_index}
if {$p_sel eq "HP1"} {set sys_hp1_interconnect_index $m_interconnect_index}
if {$p_sel eq "HP2"} {set sys_hp2_interconnect_index $m_interconnect_index}
if {$p_sel eq "HP3"} {set sys_hp3_interconnect_index $m_interconnect_index}
}
2014-10-03 20:13:34 +00:00
###################################################################################################
###################################################################################################
2014-10-03 20:13:34 +00:00
proc ad_cpu_interconnect {p_address p_name} {
2014-10-03 20:13:34 +00:00
global sys_zynq
global sys_cpu_interconnect_index
2014-10-03 20:13:34 +00:00
set i_str "M$sys_cpu_interconnect_index"
if {$sys_cpu_interconnect_index < 10} {
set i_str "M0$sys_cpu_interconnect_index"
}
2015-03-05 15:56:06 +00:00
if {$sys_cpu_interconnect_index == 0} {
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_cpu_interconnect
if {$sys_zynq == 1} {
ad_connect sys_cpu_clk sys_ps7/M_AXI_GP0_ACLK
ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
ad_connect axi_cpu_interconnect/S00_AXI sys_ps7/M_AXI_GP0
} else {
ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
ad_connect axi_cpu_interconnect/S00_AXI sys_mb/M_AXI_DP
}
2014-10-03 20:13:34 +00:00
}
2015-03-05 15:56:06 +00:00
if {$sys_zynq == 1} {
set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps7/Data]
} else {
set sys_addr_cntrl_space [get_bd_addr_spaces sys_mb/Data]
}
2014-10-03 20:13:34 +00:00
set sys_cpu_interconnect_index [expr $sys_cpu_interconnect_index + 1]
2015-03-05 15:56:06 +00:00
set p_intf [get_bd_intf_pins -filter "MODE == Slave && VLNV == xilinx.com:interface:aximm_rtl:1.0"\
-of_objects [get_bd_cells $p_name]]
2014-10-23 20:28:32 +00:00
set p_intf_name [lrange [split $p_intf "/"] end end]
2015-03-05 15:56:06 +00:00
set p_intf_clock [get_bd_pins -filter "TYPE == clk && (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" -quiet -of_objects [get_bd_cells $p_name]]
set p_intf_reset [get_bd_pins -filter "TYPE == rst && (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" -quiet -of_objects [get_bd_cells $p_name]]
if {($p_intf_clock ne "") && ($p_intf_reset eq "")} {
set p_intf_reset [get_property CONFIG.ASSOCIATED_RESET [get_bd_pins ${p_intf_clock}]]
if {$p_intf_reset ne ""} {
set p_intf_reset [get_bd_pins $p_name/$p_intf_reset]
}
}
if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne ""} {
set p_intf_clock ""
}
if {$p_intf_reset ne ""} {
if {[find_bd_objs -quiet -relation connected_to $p_intf_reset] ne ""} {
set p_intf_reset ""
}
}
2014-10-03 20:13:34 +00:00
2014-10-23 20:28:32 +00:00
set_property CONFIG.NUM_MI $sys_cpu_interconnect_index [get_bd_cells axi_cpu_interconnect]
ad_connect sys_cpu_clk axi_cpu_interconnect/${i_str}_ACLK
2015-03-05 15:56:06 +00:00
if {$p_intf_clock ne ""} {
ad_connect sys_cpu_clk ${p_intf_clock}
}
ad_connect sys_cpu_resetn axi_cpu_interconnect/${i_str}_ARESETN
2015-03-05 15:56:06 +00:00
if {$p_intf_reset ne ""} {
ad_connect sys_cpu_resetn ${p_intf_reset}
}
ad_connect axi_cpu_interconnect/${i_str}_AXI ${p_intf}
2014-10-03 20:13:34 +00:00
2014-10-23 20:28:32 +00:00
set p_seg [get_bd_addr_segs -of_objects [get_bd_cells $p_name]]
set p_index 0
foreach p_seg_name $p_seg {
if {$p_index == 0} {
set p_seg_range [get_property range $p_seg_name]
create_bd_addr_seg -range $p_seg_range \
-offset $p_address $sys_addr_cntrl_space \
$p_seg_name "SEG_data_${p_name}"
} else {
assign_bd_address $p_seg_name
}
incr p_index
}
}
2014-10-03 20:13:34 +00:00
###################################################################################################
###################################################################################################
2015-03-12 20:17:17 +00:00
proc ad_cpu_interrupt {p_ps_index p_mb_index p_name} {
global sys_zynq
if {$sys_zynq == 1} {
2015-03-12 20:17:17 +00:00
set p_index [regsub -all {[^0-9]} $p_ps_index ""]
} else {
2015-03-12 20:17:17 +00:00
set p_index [regsub -all {[^0-9]} $p_mb_index ""]
}
2015-03-12 20:17:17 +00:00
set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc/In$p_index]]
set p_pin [find_bd_objs -relation connected_to [get_bd_pins sys_concat_intc/In$p_index]]
puts "delete_bd_objs $p_net $p_pin"
delete_bd_objs $p_net $p_pin
ad_connect sys_concat_intc/In$p_index $p_name
}
###################################################################################################
###################################################################################################