pluto_hdl_adi/library/jesd204/tb/tx_ctrl_phase_tb

#!/bin/bash

SOURCE="tx_ctrl_phase_tb.v"
SOURCE+=" ../jesd204_tx/jesd204_tx_ctrl.v"
SOURCE+=" ../../util_cdc/sync_bits.v"

cd `dirname $0`
source run_tb.sh
Add ADI JESD204 link layer cores The ADI JESD204 link layer cores are a implementation of the JESD204 link layer. They are responsible for handling the control signals (like SYNC and SYSREF) and controlling the link state machine as well as performing per-lane (de-)scrambling and character replacement. Architecturally the cores are separated into two components. 1) Protocol processing cores (jesd204_rx, jesd204_tx). These cores take care of the JESD204 protocol handling. They have configuration and status ports that allows to configure their behaviour and monitor the current state. The processing cores run entirely in the lane_rate/40 clock domain. They have a upstream and a downstream port that accept and generate raw PHY level data and transport level payload data (which is which depends on the direction of the core). 2) Configuration interface cores (axi_jesd204_rx, axi_jesd204_tx). The configuration interface cores provide a register map interface that allow access to the to the configuration and status interfaces of the processing cores. The configuration cores are responsible for implementing the clock domain crossing between the lane_rate/40 and register map clock domain. These new cores are compatible to all ADI converter products using the JESD204 interface. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> 2017-05-17 17:28:50 +00:00			`#!/bin/bash`

			`SOURCE="tx_ctrl_phase_tb.v"`
jesd204: Update testbench with the new file names 2018-03-28 11:54:12 +00:00			`SOURCE+=" ../jesd204_tx/jesd204_tx_ctrl.v"`
jesd204_tx: Use the CDC sync_bits helper to synchronize the SYNC~ signal Use the CDC sync_bits helper to synchronize the asynchronous external SYNC~ signal into the link clock domain, rather than open-coding this operation. This makes it more explicit what is going on. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> 2017-08-04 07:35:42 +00:00			`SOURCE+=" ../../util_cdc/sync_bits.v"`
Add ADI JESD204 link layer cores The ADI JESD204 link layer cores are a implementation of the JESD204 link layer. They are responsible for handling the control signals (like SYNC and SYSREF) and controlling the link state machine as well as performing per-lane (de-)scrambling and character replacement. Architecturally the cores are separated into two components. 1) Protocol processing cores (jesd204_rx, jesd204_tx). These cores take care of the JESD204 protocol handling. They have configuration and status ports that allows to configure their behaviour and monitor the current state. The processing cores run entirely in the lane_rate/40 clock domain. They have a upstream and a downstream port that accept and generate raw PHY level data and transport level payload data (which is which depends on the direction of the core). 2) Configuration interface cores (axi_jesd204_rx, axi_jesd204_tx). The configuration interface cores provide a register map interface that allow access to the to the configuration and status interfaces of the processing cores. The configuration cores are responsible for implementing the clock domain crossing between the lane_rate/40 and register map clock domain. These new cores are compatible to all ADI converter products using the JESD204 interface. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> 2017-05-17 17:28:50 +00:00
			cd `dirname $0`
			`source run_tb.sh`