2014-04-28 15:02:40 +00:00
|
|
|
|
|
|
|
|
load_package flow
|
|
|
|
|
|
|
|
|
|
source ../../scripts/adi_env.tcl
|
|
|
|
|
project_new fmcjesdadc1_a5soc -overwrite
|
|
|
|
|
|
2015-11-24 13:39:52 +00:00
|
|
|
source "../../common/a5soc/a5soc_system_assign.tcl"
|
2014-08-11 20:46:19 +00:00
|
|
|
|
2014-04-28 15:02:40 +00:00
|
|
|
set_global_assignment -name VERILOG_FILE ../common/fmcjesdadc1_spi.v
|
2016-12-19 13:37:29 +00:00
|
|
|
set_global_assignment -name VERILOG_FILE ../../../library/common/ad_sysref_gen.v
|
2015-07-27 13:46:55 +00:00
|
|
|
set_global_assignment -name VERILOG_FILE system_top.v
|
2016-11-04 19:00:29 +00:00
|
|
|
set_global_assignment -name QSYS_FILE system_bd.qsys
|
2014-04-28 15:02:40 +00:00
|
|
|
|
2015-07-27 13:46:55 +00:00
|
|
|
set_global_assignment -name SDC_FILE system_constr.sdc
|
|
|
|
|
set_global_assignment -name TOP_LEVEL_ENTITY system_top
|
2014-04-28 15:02:40 +00:00
|
|
|
|
|
|
|
|
# reference clock
|
|
|
|
|
|
2014-04-30 16:39:36 +00:00
|
|
|
set_location_assignment PIN_AG32 -to ref_clk
|
|
|
|
|
set_location_assignment PIN_AG33 -to "ref_clk(n)"
|
2014-04-28 15:02:40 +00:00
|
|
|
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to ref_clk
|
|
|
|
|
set_instance_assignment -name XCVR_REFCLK_PIN_TERMINATION AC_COUPLING -to ref_clk
|
|
|
|
|
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to ref_clk
|
|
|
|
|
|
|
|
|
|
# lane data
|
|
|
|
|
|
2014-04-30 16:39:36 +00:00
|
|
|
set_location_assignment PIN_AW37 -to rx_data[0]
|
|
|
|
|
set_location_assignment PIN_AW36 -to "rx_data[0](n)"
|
|
|
|
|
set_location_assignment PIN_AP39 -to rx_data[1]
|
|
|
|
|
set_location_assignment PIN_AP38 -to "rx_data[1](n)"
|
|
|
|
|
set_location_assignment PIN_AM39 -to rx_data[2]
|
|
|
|
|
set_location_assignment PIN_AM38 -to "rx_data[2](n)"
|
|
|
|
|
set_location_assignment PIN_AH39 -to rx_data[3]
|
|
|
|
|
set_location_assignment PIN_AH38 -to "rx_data[3](n)"
|
2014-04-28 15:02:40 +00:00
|
|
|
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to rx_data[0]
|
|
|
|
|
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to rx_data[1]
|
|
|
|
|
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to rx_data[2]
|
|
|
|
|
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to rx_data[3]
|
|
|
|
|
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to rx_data[0]
|
|
|
|
|
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to rx_data[1]
|
|
|
|
|
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to rx_data[2]
|
|
|
|
|
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to rx_data[3]
|
|
|
|
|
|
|
|
|
|
# jesd signals
|
|
|
|
|
|
2014-04-30 16:39:36 +00:00
|
|
|
set_location_assignment PIN_A29 -to rx_sync
|
2014-04-28 15:02:40 +00:00
|
|
|
set_instance_assignment -name IO_STANDARD "2.5 V" -to rx_sync
|
|
|
|
|
|
2014-04-30 16:39:36 +00:00
|
|
|
set_location_assignment PIN_A28 -to rx_sysref
|
2014-04-28 15:02:40 +00:00
|
|
|
set_instance_assignment -name IO_STANDARD "2.5 V" -to rx_sysref
|
|
|
|
|
|
|
|
|
|
# spi
|
|
|
|
|
|
2014-04-30 16:39:36 +00:00
|
|
|
set_location_assignment PIN_C29 -to spi_csn
|
|
|
|
|
set_location_assignment PIN_B28 -to spi_clk
|
|
|
|
|
set_location_assignment PIN_C32 -to spi_sdio
|
2014-04-28 15:02:40 +00:00
|
|
|
|
|
|
|
|
set_instance_assignment -name IO_STANDARD "2.5 V" -to spi_csn
|
|
|
|
|
set_instance_assignment -name IO_STANDARD "2.5 V" -to spi_clk
|
|
|
|
|
set_instance_assignment -name IO_STANDARD "2.5 V" -to spi_sdio
|
|
|
|
|
|
2015-07-27 13:46:55 +00:00
|
|
|
# disable auto-pack
|
|
|
|
|
|
|
|
|
|
set_instance_assignment -name QII_AUTO_PACKED_REGISTERS OFF -to * -entity up_xfer_cntrl
|
|
|
|
|
set_instance_assignment -name QII_AUTO_PACKED_REGISTERS OFF -to * -entity up_xfer_status
|
|
|
|
|
|
2014-04-28 15:02:40 +00:00
|
|
|
execute_flow -compile
|
|
|
|
|
|
