pluto_hdl_adi/library/axi_ad9122/Makefile

46 lines
1.7 KiB
Makefile
Raw Normal View History

2015-04-01 20:26:23 +00:00
####################################################################################
## Copyright 2018(c) Analog Devices, Inc.
2015-04-01 20:26:23 +00:00
## Auto-generated, do not modify!
####################################################################################
LIBRARY_NAME := axi_ad9122
2015-04-01 20:26:23 +00:00
GENERIC_DEPS += ../common/ad_dds.v
GENERIC_DEPS += ../common/ad_dds_1.v
GENERIC_DEPS += ../common/ad_dds_2.v
GENERIC_DEPS += ../common/ad_dds_cordic_pipe.v
GENERIC_DEPS += ../common/ad_dds_sine.v
GENERIC_DEPS += ../common/ad_dds_sine_cordic.v
GENERIC_DEPS += ../common/ad_rst.v
GENERIC_DEPS += ../common/up_axi.v
GENERIC_DEPS += ../common/up_clock_mon.v
GENERIC_DEPS += ../common/up_dac_channel.v
GENERIC_DEPS += ../common/up_dac_common.v
GENERIC_DEPS += ../common/up_xfer_cntrl.v
GENERIC_DEPS += ../common/up_xfer_status.v
GENERIC_DEPS += axi_ad9122.v
GENERIC_DEPS += axi_ad9122_channel.v
GENERIC_DEPS += axi_ad9122_core.v
GENERIC_DEPS += axi_ad9122_if.v
XILINX_DEPS += ../xilinx/common/ad_mmcm_drp.v
XILINX_DEPS += ../xilinx/common/ad_mul.v
XILINX_DEPS += ../xilinx/common/ad_rst_constr.xdc
XILINX_DEPS += ../xilinx/common/ad_serdes_clk.v
XILINX_DEPS += ../xilinx/common/ad_serdes_out.v
XILINX_DEPS += ../xilinx/common/up_clock_mon_constr.xdc
XILINX_DEPS += ../xilinx/common/up_xfer_cntrl_constr.xdc
XILINX_DEPS += ../xilinx/common/up_xfer_status_constr.xdc
XILINX_DEPS += axi_ad9122_constr.xdc
XILINX_DEPS += axi_ad9122_ip.tcl
2018-08-13 13:59:02 +00:00
INTEL_DEPS += ../intel/common/ad_mul.v
INTEL_DEPS += ../intel/common/up_clock_mon_constr.sdc
INTEL_DEPS += ../intel/common/up_rst_constr.sdc
INTEL_DEPS += ../intel/common/up_xfer_cntrl_constr.sdc
INTEL_DEPS += ../intel/common/up_xfer_status_constr.sdc
INTEL_DEPS += axi_ad9122_constr.sdc
INTEL_DEPS += axi_ad9122_hw.tcl
2015-04-01 20:26:23 +00:00
include ../scripts/library.mk