112 lines
2.3 KiB
Coq
112 lines
2.3 KiB
Coq
|
`timescale 1ns/100ps
|
||
|
|
|
||
|
|
module ad_upack_tb;
|
||
|
|
parameter VCD_FILE = "ad_upack_tb.vcd";
|
||
|
|
|
||
|
|
parameter I_W = 6; // Width of input channel
|
||
|
|
parameter O_W = 4; // Width of output channel
|
||
|
|
parameter UNIT_W = 8;
|
||
|
|
parameter VECT_W = 1024*8; // Multiple of 8
|
||
|
|
|
||
|
|
`include "tb_base.v"
|
||
|
|
|
||
|
|
reg [I_W*UNIT_W-1 : 0] idata;
|
||
|
|
wire [O_W*UNIT_W-1 : 0] odata;
|
||
|
|
reg ivalid = 'b0;
|
||
|
|
reg [VECT_W-1:0] input_vector;
|
||
|
|
reg [VECT_W-1:0] output_vector;
|
||
|
|
|
||
|
|
integer i=0;
|
||
|
|
integer j=0;
|
||
|
|
|
||
|
|
ad_upack #(
|
||
|
|
.I_W(I_W),
|
||
|
|
.O_W(O_W),
|
||
|
|
.UNIT_W(UNIT_W)
|
||
|
|
) DUT (
|
||
|
|
.clk(clk),
|
||
|
|
.reset(reset),
|
||
|
|
.idata(idata),
|
||
|
|
.iready(iready),
|
||
|
|
.ivalid(ivalid),
|
||
|
|
.odata(odata),
|
||
|
|
.ovalid(ovalid)
|
||
|
|
);
|
||
|
|
|
||
|
|
task test(input no_random);
|
||
|
|
begin
|
||
|
|
@(posedge clk);
|
||
|
|
i = 0;
|
||
|
|
j = 0;
|
||
|
|
while (i < VECT_W/(I_W*UNIT_W)) begin
|
||
|
|
@(posedge clk);
|
||
|
|
if (iready & (($urandom % 2 == 0) | no_random)) begin
|
||
|
|
idata <= input_vector[i*(I_W*UNIT_W) +: (I_W*UNIT_W)];
|
||
|
|
ivalid <= 1'b1;
|
||
|
|
i = i + 1;
|
||
|
|
end else begin
|
||
|
|
idata <= 'bx;
|
||
|
|
ivalid <= 1'b0;
|
||
|
|
end
|
||
|
|
end
|
||
|
|
@(posedge clk);
|
||
|
|
idata <= 'bx;
|
||
|
|
ivalid <= 1'b0;
|
||
|
|
|
||
|
|
// Check output vector
|
||
|
|
repeat (20) @(posedge clk);
|
||
|
|
for (i=0; i<(((VECT_W/(I_W*UNIT_W))*(I_W*UNIT_W))/(O_W*UNIT_W))*(O_W*UNIT_W)/8; i=i+1) begin
|
||
|
|
if (input_vector[i*8+:8] !== output_vector[i*8+:8]) begin
|
||
|
|
failed <= 1'b1;
|
||
|
|
$display("i=%d Expected=%x Found=%x",i,input_vector[i*8+:8],output_vector[i*8+:8]);
|
||
|
|
end
|
||
|
|
end
|
||
|
|
end
|
||
|
|
endtask
|
||
|
|
|
||
|
|
initial begin
|
||
|
|
|
||
|
|
@(negedge reset);
|
||
|
|
|
||
|
|
// Test with incremental data
|
||
|
|
for (i=0; i<VECT_W/8; i=i+1) begin
|
||
|
|
input_vector[i*8+:8] = i[7:0];
|
||
|
|
output_vector[i*8+:8] = 'bx;
|
||
|
|
end
|
||
|
|
|
||
|
|
test(1);
|
||
|
|
|
||
|
|
do_trigger_reset();
|
||
|
|
@(negedge reset);
|
||
|
|
|
||
|
|
// Test with incremental data random timing
|
||
|
|
for (i=0; i<VECT_W/8; i=i+1) begin
|
||
|
|
input_vector[i*8+:8] = i[7:0];
|
||
|
|
output_vector[i*8+:8] = 'bx;
|
||
|
|
end
|
||
|
|
|
||
|
|
test(0);
|
||
|
|
|
||
|
|
do_trigger_reset();
|
||
|
|
@(negedge reset);
|
||
|
|
|
||
|
|
// Test with randomized data random timing
|
||
|
|
for (i=0; i<VECT_W/8; i=i+1) begin
|
||
|
|
input_vector[i*8+:8] = $urandom;
|
||
|
|
end
|
||
|
|
|
||
|
|
test(0);
|
||
|
|
|
||
|
|
end
|
||
|
|
|
||
|
|
always @(posedge clk) begin
|
||
|
|
if (ovalid) begin
|
||
|
|
if (j < VECT_W/(O_W*UNIT_W)) begin
|
||
|
|
output_vector[j*(O_W*UNIT_W) +: (O_W*UNIT_W)] = odata;
|
||
|
|
j = j + 1;
|
||
|
|
end
|
||
|
|
end
|
||
|
|
end
|
||
|
|
|
||
|
|
endmodule
|