pluto_hdl_adi/projects/daq2/a10gx/system_top.v

// ***************************************************************************
// ***************************************************************************
// Copyright 2011(c) Analog Devices, Inc.
// 
// All rights reserved.
// 
// Redistribution and use in source and binary forms, with or without modification,
// are permitted provided that the following conditions are met:
//     - Redistributions of source code must retain the above copyright
//       notice, this list of conditions and the following disclaimer.
//     - Redistributions in binary form must reproduce the above copyright
//       notice, this list of conditions and the following disclaimer in
//       the documentation and/or other materials provided with the
//       distribution.
//     - Neither the name of Analog Devices, Inc. nor the names of its
//       contributors may be used to endorse or promote products derived
//       from this software without specific prior written permission.
//     - The use of this software may or may not infringe the patent rights
//       of one or more patent holders.  This license does not release you
//       from the requirement that you obtain separate licenses from these
//       patent holders to use this software.
//     - Use of the software either in source or binary form, must be run
//       on or directly connected to an Analog Devices Inc. component.
//    
// THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
// INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A
// PARTICULAR PURPOSE ARE DISCLAIMED.
//
// IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, INTELLECTUAL PROPERTY
// RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR 
// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
// STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF 
// THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// ***************************************************************************
// ***************************************************************************

`timescale 1ns/100ps

module system_top (

  // clock and resets

  sys_clk,
  sys_resetn,

  // ddr3

  ddr3_clk_p,
  ddr3_clk_n,
  ddr3_a,
  ddr3_ba,
  ddr3_cke,
  ddr3_cs_n,
  ddr3_odt,
  ddr3_reset_n,
  ddr3_we_n,
  ddr3_ras_n,
  ddr3_cas_n,
  ddr3_dqs_p,
  ddr3_dqs_n,
  ddr3_dq,
  ddr3_dm,
  ddr3_rzq,
  ddr3_ref_clk,

  // ethernet

  eth_ref_clk,
  eth_rxd,
  eth_txd,
  eth_mdc,
  eth_mdio,
  eth_resetn,
  eth_intn,

  // board gpio

  gpio_bd,

  // lane interface

  rx_ref_clk,
  rx_sysref,
  rx_sync,
  rx_data,
  tx_ref_clk,
  tx_sysref,
  tx_sync,
  tx_data,

  // gpio

  trig,
  adc_fdb,
  adc_fda,
  dac_irq,
  clkd_status,
  adc_pd,
  dac_txen,
  dac_reset,
  clkd_sync,

  // spi

  spi_csn_clk,
  spi_csn_dac,
  spi_csn_adc,
  spi_clk,
  spi_sdio,
  spi_dir);

  // clock and resets

  input             sys_clk;
  input             sys_resetn;

  // ddr3

  output            ddr3_clk_p;
  output            ddr3_clk_n;
  output  [ 14:0]   ddr3_a;
  output  [  2:0]   ddr3_ba;
  output            ddr3_cke;
  output            ddr3_cs_n;
  output            ddr3_odt;
  output            ddr3_reset_n;
  output            ddr3_we_n;
  output            ddr3_ras_n;
  output            ddr3_cas_n;
  inout   [  7:0]   ddr3_dqs_p;
  inout   [  7:0]   ddr3_dqs_n;
  inout   [ 63:0]   ddr3_dq;
  output  [  7:0]   ddr3_dm;
  input             ddr3_rzq;
  input             ddr3_ref_clk;

  // ethernet

  input             eth_ref_clk;
  input             eth_rxd;
  output            eth_txd;
  output            eth_mdc;
  inout             eth_mdio;
  output            eth_resetn;
  input             eth_intn;

  // board gpio

  inout   [ 26:0]   gpio_bd;

  // lane interface

  input             rx_ref_clk;
  input             rx_sysref;
  output            rx_sync;
  input   [  3:0]   rx_data;
  input             tx_ref_clk;
  input             tx_sysref;
  input             tx_sync;
  output  [  3:0]   tx_data;

  // gpio

  input             trig;
  inout             adc_fdb;
  inout             adc_fda;
  inout             dac_irq;
  inout   [  1:0]   clkd_status;
  inout             adc_pd;
  inout             dac_txen;
  inout             dac_reset;
  inout             clkd_sync;

  // spi

  output            spi_csn_clk;
  output            spi_csn_dac;
  output            spi_csn_adc;
  output            spi_clk;
  inout             spi_sdio;
  output            spi_dir;

  // internal registers

  reg               up_tx_sync_m1 = 'd0;
  reg               up_tx_sync_m2 = 'd0;
  reg               up_tx_sync = 'd0;
  reg               up_rx_sync_m1 = 'd0;
  reg               up_rx_sync_m2 = 'd0;
  reg               up_rx_sync = 'd0;

  // internal signals

  wire              eth_mdio_i;
  wire              eth_mdio_o;
  wire              eth_mdio_t;
  wire    [ 63:0]   gpio_i;
  wire    [ 63:0]   gpio_o;
  wire              spi_miso_s;
  wire              spi_mosi_s;
  wire    [  7:0]   spi_csn_s;
  wire    [  3:0]   xcvr_rx_ready;
  wire    [  3:0]   xcvr_tx_ready;

  // daq2

  assign spi_csn_adc = spi_csn_s[2];
  assign spi_csn_dac = spi_csn_s[1];
  assign spi_csn_clk = spi_csn_s[0];

  daq2_spi i_daq2_spi (
    .spi_csn (spi_csn_s[2:0]),
    .spi_clk (spi_clk),
    .spi_mosi (spi_mosi_s),
    .spi_miso (spi_miso_s),
    .spi_sdio (spi_sdio),
    .spi_dir (spi_dir));

  always @(posedge sys_clk or negedge sys_resetn) begin
    if (sys_resetn == 1'b0) begin
      up_tx_sync_m1 <= 1'd0;
      up_tx_sync_m2 <= 1'd0;
      up_tx_sync <= 1'd0;
      up_rx_sync_m1 <= 1'd0;
      up_rx_sync_m2 <= 1'd0;
      up_rx_sync <= 1'd0;
    end else begin
      up_tx_sync_m1 <= tx_sync;
      up_tx_sync_m2 <= up_tx_sync_m1;
      up_tx_sync <= up_tx_sync_m2;
      up_rx_sync_m1 <= rx_sync;
      up_rx_sync_m2 <= up_rx_sync_m1;
      up_rx_sync <= up_rx_sync_m2;
    end
  end

  assign gpio_i[63:60] = xcvr_tx_ready;
  assign gpio_i[59:56] = xcvr_rx_ready;
  assign gpio_i[55:55] = up_tx_sync;
  assign gpio_i[54:54] = up_rx_sync;
  assign gpio_i[53:52] = 2'd0;
  assign gpio_i[51:51] = gpio_o[51];
  assign gpio_i[50:44] = 7'd0;
  assign gpio_i[43:43] = trig;
  assign gpio_i[39:39] = 1'd0;
  assign gpio_i[37:37] = 1'd0;

  ad_iobuf #(.DATA_WIDTH(9)) i_iobuf (
    .dio_t ({3'h0, 1'h0, 5'h1f}),
    .dio_i ({gpio_o[42:40], gpio_o[38], gpio_o[36:32]}),
    .dio_o ({gpio_i[42:40], gpio_i[38], gpio_i[36:32]}),
    .dio_p ({ adc_pd,           // 42
              dac_txen,         // 41
              dac_reset,        // 40
              clkd_sync,        // 38
              adc_fdb,          // 36
              adc_fda,          // 35
              dac_irq,          // 34
              clkd_status}));   // 32

  // board stuff

  assign eth_resetn = 1'b1;
  assign eth_mdio_i = eth_mdio;
  assign eth_mdio = (eth_mdio_t == 1'b1) ? 1'bz : eth_mdio_o;

  assign gpio_i[31] = 1'd0;
  assign gpio_i[30] = 1'd0;
  assign gpio_i[29] = 1'd0;
  assign gpio_i[28] = 1'd0;
  assign gpio_i[27] = 1'd0;

  ad_iobuf #(.DATA_WIDTH(27)) i_iobuf_bd (
    .dio_t ({11'h7ff, 16'h0}),
    .dio_i (gpio_o[26:0]),
    .dio_o (gpio_i[26:0]),
    .dio_p (gpio_bd));

  system_bd i_system_bd (
    .sys_clk_clk (sys_clk),
    .sys_ddr3_cntrl_mem_mem_ck (ddr3_clk_p),
    .sys_ddr3_cntrl_mem_mem_ck_n (ddr3_clk_n),
    .sys_ddr3_cntrl_mem_mem_a (ddr3_a),
    .sys_ddr3_cntrl_mem_mem_ba (ddr3_ba),
    .sys_ddr3_cntrl_mem_mem_cke (ddr3_cke),
    .sys_ddr3_cntrl_mem_mem_cs_n (ddr3_cs_n),
    .sys_ddr3_cntrl_mem_mem_odt (ddr3_odt),
    .sys_ddr3_cntrl_mem_mem_reset_n (ddr3_reset_n),
    .sys_ddr3_cntrl_mem_mem_we_n (ddr3_we_n),
    .sys_ddr3_cntrl_mem_mem_ras_n (ddr3_ras_n),
    .sys_ddr3_cntrl_mem_mem_cas_n (ddr3_cas_n),
    .sys_ddr3_cntrl_mem_mem_dqs (ddr3_dqs_p[7:0]),
    .sys_ddr3_cntrl_mem_mem_dqs_n (ddr3_dqs_n[7:0]),
    .sys_ddr3_cntrl_mem_mem_dq (ddr3_dq[63:0]),
    .sys_ddr3_cntrl_mem_mem_dm (ddr3_dm[7:0]),
    .sys_ddr3_cntrl_oct_oct_rzqin (ddr3_rzq),
    .sys_ddr3_cntrl_pll_ref_clk_clk (ddr3_ref_clk),
    .sys_ethernet_mdio_mdc (eth_mdc),
    .sys_ethernet_mdio_mdio_in (eth_mdio_i),
    .sys_ethernet_mdio_mdio_out (eth_mdio_o),
    .sys_ethernet_mdio_mdio_oen (eth_mdio_t),
    .sys_ethernet_ref_clk_clk (eth_ref_clk),
    .sys_ethernet_sgmii_rxp_0 (eth_rxd),
    .sys_ethernet_sgmii_txp_0 (eth_txd),
    .sys_gpio_in_port (gpio_i[63:32]),
    .sys_gpio_out_port (gpio_o[63:32]),
    .sys_gpio_bd_in_port (gpio_i[31:0]),
    .sys_gpio_bd_out_port (gpio_o[31:0]),
    .sys_reset_reset_n (sys_resetn),
    .sys_spi_MISO (spi_miso_s),
    .sys_spi_MOSI (spi_mosi_s),
    .sys_spi_SCLK (spi_clk),
    .sys_spi_SS_n (spi_csn_s),
    .sys_xcvr_reset_reset (gpio_o[51]),
    .sys_xcvr_rstcntrl_rx_ready_rx_ready (xcvr_rx_ready),
    .sys_xcvr_rstcntrl_tx_ready_tx_ready (xcvr_tx_ready),
    .sys_xcvr_rx_ref_clk_clk (rx_ref_clk),
    .sys_xcvr_rx_sync_n_export (rx_sync),
    .sys_xcvr_rx_sysref_export (rx_sysref),
    .sys_xcvr_rxd_rx_serial_data (rx_data),
    .sys_xcvr_tx_ref_clk_clk (tx_ref_clk),
    .sys_xcvr_tx_sync_n_export (tx_sync),
    .sys_xcvr_tx_sysref_export (tx_sysref),
    .sys_xcvr_txd_tx_serial_data (tx_data));


endmodule

// ***************************************************************************
// ***************************************************************************