pluto_hdl_adi/projects/fmcadc2/vc707/system_bd.tcl

24 lines
884 B
Tcl
Raw Normal View History

###############################################################################
## Copyright (C) 2014-2023 Analog Devices, Inc. All rights reserved.
### SPDX short identifier: ADIBSD
###############################################################################
## FIFO depth is 16Mb - 1M samples
set adc_fifo_address_width 18
## NOTE: With this configuration the #36Kb BRAM utilization is at ~68%
2014-12-08 15:44:15 +00:00
source $ad_hdl_dir/projects/common/vc707/vc707_system_bd.tcl
source $ad_hdl_dir/projects/common/xilinx/adcfifo_bd.tcl
2014-12-08 15:44:15 +00:00
source ../common/fmcadc2_bd.tcl
source $ad_hdl_dir/projects/scripts/adi_pd.tcl
2014-12-08 15:44:15 +00:00
set mem_init_sys_path [get_env_param ADI_PROJECT_DIR ""]mem_init_sys.txt;
2019-06-28 08:41:21 +00:00
#system ID
ad_ip_parameter axi_sysid_0 CONFIG.ROM_ADDR_BITS 9
ad_ip_parameter rom_sys_0 CONFIG.PATH_TO_FILE "[pwd]/$mem_init_sys_path"
2019-06-28 08:41:21 +00:00
ad_ip_parameter rom_sys_0 CONFIG.ROM_ADDR_BITS 9
2020-09-28 21:10:35 +00:00
sysid_gen_sys_init_file