zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
pluto_hdl_adi/projects/daq2/vc707/system_bd.tcl

12 lines
333 B
Tcl
Raw Normal View History

daq2: Initial check in of the VC707 based project NOTE: Can not communicate with the clock chip, rx/tx PLL not locking.
2015-01-28 14:24:06 +00:00
source $ad_hdl_dir/projects/common/vc707/vc707_system_bd.tcl
dmafifo- adc/dac split
2016-08-16 16:54:29 +00:00
source $ad_hdl_dir/projects/common/xilinx/sys_adcfifo.tcl
source $ad_hdl_dir/projects/common/xilinx/sys_dacfifo.tcl
daq2: Initial check in of the VC707 based project NOTE: Can not communicate with the clock chip, rx/tx PLL not locking.
2015-01-28 14:24:06 +00:00
dmafifo- adc/dac split
2016-08-16 16:54:29 +00:00
p_sys_adcfifo [current_bd_instance .] axi_ad9680_fifo 128 16
daq2 : Integrate the DACFIFO into the supported projects. + All pack/unpack logic is made by the cpack and upack modules. + The DAC FIFO is integrated between the TX DMA and cpack. + All the top files are updated, all the projects compiled successfully.
2015-05-11 09:17:59 +00:00
p_sys_dacfifo [current_bd_instance .] axi_ad9144_fifo 128 10
daq2: Initial check in of the VC707 based project NOTE: Can not communicate with the clock chip, rx/tx PLL not locking.
2015-01-28 14:24:06 +00:00
source ../common/daq2_bd.tcl
daq2/vc707: 2014.4 updates
2015-03-26 18:02:31 +00:00