2014-04-28 15:02:40 +00:00
|
|
|
|
2014-08-11 20:46:19 +00:00
|
|
|
create_clock -period "20.000 ns" -name clk_50m [get_ports {sys_clk}]
|
2014-05-04 14:38:53 +00:00
|
|
|
create_clock -period "4.000 ns" -name clk_250m [get_ports {ref_clk}]
|
|
|
|
|
create_clock -period "6.666 ns" -name clk_150m [get_pins {i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk}]
|
2014-04-28 15:02:40 +00:00
|
|
|
|
|
|
|
|
derive_pll_clocks
|
|
|
|
|
derive_clock_uncertainty
|
|
|
|
|
|
2014-05-04 14:38:53 +00:00
|
|
|
set clk_148m [get_clocks {i_system_bd|sys_hdmi_pll|altera_pll_i|arriav_pll|counter[0].output_counter|divclk}]
|
2014-04-28 15:02:40 +00:00
|
|
|
set clk_rxlink [get_clocks {i_system_bd|sys_jesd204b_s1_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
|
|
|
|
|
|
2014-08-11 20:46:19 +00:00
|
|
|
set_false_path -from clk_50m -to clk_150m
|
|
|
|
|
set_false_path -from clk_50m -to $clk_148m
|
|
|
|
|
set_false_path -from clk_50m -to $clk_rxlink
|
|
|
|
|
set_false_path -from clk_150m -to clk_50m
|
2014-05-04 14:38:53 +00:00
|
|
|
set_false_path -from clk_150m -to $clk_148m
|
|
|
|
|
set_false_path -from clk_150m -to $clk_rxlink
|
2014-08-11 20:46:19 +00:00
|
|
|
set_false_path -from $clk_rxlink -to clk_50m
|
2014-05-04 14:38:53 +00:00
|
|
|
set_false_path -from $clk_rxlink -to clk_150m
|
|
|
|
|
set_false_path -from $clk_rxlink -to $clk_148m
|
2014-08-11 20:46:19 +00:00
|
|
|
set_false_path -from $clk_148m -to clk_50m
|
2014-05-04 14:38:53 +00:00
|
|
|
set_false_path -from $clk_148m -to clk_150m
|
|
|
|
|
set_false_path -from $clk_148m -to $clk_rxlink
|
2014-04-28 15:02:40 +00:00
|
|
|
|
|
|
|
|
|
