zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
pluto_hdl_adi/library/util_dacfifo/util_dacfifo_hw.tcl

45 lines
1.4 KiB
Tcl
Raw Normal View History

adc/dac-fifo altera cores
2017-02-28 18:30:50 +00:00
altera- default to latest version
2017-05-12 17:25:17 +00:00
package require qsys
adc/dac-fifo altera cores
2017-02-28 18:30:50 +00:00
source ../scripts/adi_env.tcl
source ../scripts/adi_ip_alt.tcl
ad_ip_create util_dacfifo {UTIL DAC FIFO Interface}
ad_ip_files util_dacfifo [list\
$ad_hdl_dir/library/common/ad_mem.v \
util_dacfifo: Fix the reset logic of the module Both the DMA and DAC side should be in reset at the positive edge of the dma_xfer_req, so we can re-initialize the buffer.
2018-08-22 12:05:00 +00:00
$ad_hdl_dir/library/common/ad_mem_asym.v \
util_dacfifo: Integrate grey coder/decoder module The grey coder/decoder function was limited to 10 bits, and this resulted an unwanted limitation of the FIFO size. Using this module, the coder/decoder data width can be adjusted to the current address width.
2017-10-05 11:20:54 +00:00
$ad_hdl_dir/library/common/ad_b2g.v \
$ad_hdl_dir/library/common/ad_g2b.v \
adc/dac-fifo altera cores
2017-02-28 18:30:50 +00:00
util_dacfifo.v \
util_dacfifo: Fix the reset logic of the module Both the DMA and DAC side should be in reset at the positive edge of the dma_xfer_req, so we can re-initialize the buffer.
2018-08-22 12:05:00 +00:00
util_dacfifo_bypass.v \
adc/dac-fifo altera cores
2017-02-28 18:30:50 +00:00
util_dacfifo_constr.sdc]
# parameters
ad_ip_parameter DEVICE_FAMILY STRING {Arria 10}
ad_ip_parameter ADDRESS_WIDTH INTEGER 6
ad_ip_parameter DATA_WIDTH INTEGER 128
# interfaces
ad_alt_intf clock dma_clk input 1 clk
ad_alt_intf reset dma_rst input 1 if_dma_clk
ad_alt_intf signal dma_xfer_req input 1 xfer_req
util_adcfifo/util_dacfifo: bundle AXIS signals into bus for Intel
2019-05-16 07:09:15 +00:00
add_interface s_axis axi4stream end
set_interface_property s_axis associatedClock if_dma_clk
set_interface_property s_axis associatedReset if_dma_rst
add_interface_port s_axis dma_valid tvalid Input 1
add_interface_port s_axis dma_xfer_last tlast Input 1
add_interface_port s_axis dma_ready tready Output 1
add_interface_port s_axis dma_data tdata Input DATA_WIDTH
adc/dac-fifo altera cores
2017-02-28 18:30:50 +00:00
ad_alt_intf clock dac_clk input 1
util_dacfifo: Update the util_dacfifo Fix bypass and undate the general functionality. If bypass enabled the FIFO will function as a normal CDC FIFO.
2017-03-03 16:43:36 +00:00
ad_alt_intf reset dac_rst input 1 if_dac_clk
adc/dac-fifo altera cores
2017-02-28 18:30:50 +00:00
ad_alt_intf signal dac_valid input 1 valid
ad_alt_intf signal dac_data output DATA_WIDTH data
ad_alt_intf signal dac_xfer_out output 1 xfer_req
util_dacfifo: Update the util_dacfifo Fix bypass and undate the general functionality. If bypass enabled the FIFO will function as a normal CDC FIFO.
2017-03-03 16:43:36 +00:00
ad_alt_intf signal dac_dunf output 1 unf
adc/dac-fifo altera cores
2017-02-28 18:30:50 +00:00
ad_alt_intf signal bypass input 1 bypass