zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
pluto_hdl_adi/library/scripts/library.mk

108 lines
2.7 KiB
Makefile
Raw Normal View History

Add common library Makefile The library Makefiles for share most of their code. The only difference is the list of project dependencies. Create a file that has the common parts and can be included by the library Makefiles. This drastically reduces the size of the library Makefiles and also allows to change the Makefile implementation without having to re-generate all Makefiles. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2018-03-23 11:55:11 +00:00
####################################################################################
library.mk: Update folders and files from make clean Signed-off-by: Iulia Moldovan <Iulia.Moldovan@analog.com>
2023-02-07 11:30:08 +00:00
## Copyright (c) 2018 - 2023 Analog Devices, Inc.
Make system: Be explicit in license that cover the make/build system The build system is covered under a 1 Clause BSD license. Make sure users are aware. Signed-off-by: Robin Getz <robin.getz@analog.com>
2021-09-13 20:50:01 +00:00
## SPDX short identifier: BSD-1-Clause
Add common library Makefile The library Makefiles for share most of their code. The only difference is the list of project dependencies. Create a file that has the common parts and can be included by the library Makefiles. This drastically reduces the size of the library Makefiles and also allows to change the Makefile implementation without having to re-generate all Makefiles. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2018-03-23 11:55:11 +00:00
####################################################################################
# Assumes this file is in library/scripts/library.mk
HDL_LIBRARY_PATH := $(subst scripts/library.mk,,$(lastword $(MAKEFILE_LIST)))
Add quiet mode to the Makefile system The standard Makefile output is very noisy and it can be difficult to filter the interesting information from this noise. In quiet mode the standard Makefile output will be suppressed and instead a short human readable description of the current task is shown. E.g. > make adv7511.zed Building axi_clkgen library [library/axi_clkgen/axi_clkgen_ip.log] ... OK Building axi_hdmi_tx library [library/axi_hdmi_tx/axi_hdmi_tx_ip.log] ... OK Building axi_i2s_adi library [library/axi_i2s_adi/axi_i2s_adi_ip.log] ... OK Building axi_spdif_tx library [library/axi_spdif_tx/axi_spdif_tx_ip.log] ... OK Building util_i2c_mixer library [library/util_i2c_mixer/util_i2c_mixer_ip.log] ... OK Building adv7511_zed project [projects/adv7511/zed/adv7511_zed_vivado.log] ... OK Quiet mode is enabled by default since it generates a more human readable output. It can be disabled by passing VERBOSE=1 to make or setting the VERBOSE environment variable to 1 before calling make. E.g. > make adv7511.zed VERBOSE=1 make[1]: Entering directory 'library/axi_clkgen' rm -rf *.cache *.data *.xpr *.log component.xml *.jou xgui *.ip_user_files *.srcs *.hw *.sim .Xil .timestamp_altera vivado -mode batch -source axi_clkgen_ip.tcl >> axi_clkgen_ip.log 2>&1 ... Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2018-03-25 07:21:37 +00:00
include $(HDL_LIBRARY_PATH)../quiet.mk
library/scripts/*xilinx*: Auto-generate bd.tcl Having a bd.tcl script in every IP is redundant. adi_ip.tcl: - add adi_init_bd_tcl - creates a blanch bd.tcl and a parameters temporary_case_dependencies.mk when compiling an IP. Its main purpose is to generate the bd.tcl, which will be included in the IP's file-set. - adi_auto_fill_bd_tcl will populate the empty bd.tcl based on the top IP parameters and the presence of these parameters in auto_set_param_list and auto_set_param_list_overwritable lists. This task can not be performed by the first described procedure since the file-set is not yet defined. adi_xilinx_device_info_enc.tcl: Split auto_set_param_list_overwritable from auto_set_param_list. As the name states, some of the parameters are overwritable, this will help when generating the bd.tcl script. library.mk: Include the temporary_case_dependencies.mk if it exists in the IP root folder. The mentioned *.mk file contains non generic dependencies for makefiles like targets to clean.
2019-03-14 13:50:21 +00:00
CASE_INCLUDE := $(wildcard temporary_case_dependencies.mk)
ifneq ($(CASE_INCLUDE),)
include temporary_case_dependencies.mk
endif
Add common library Makefile The library Makefiles for share most of their code. The only difference is the list of project dependencies. Create a file that has the common parts and can be included by the library Makefiles. This drastically reduces the size of the library Makefiles and also allows to change the Makefile implementation without having to re-generate all Makefiles. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2018-03-23 11:55:11 +00:00
VIVADO := vivado -mode batch -source
library/scripts/*xilinx*: Auto-generate bd.tcl Having a bd.tcl script in every IP is redundant. adi_ip.tcl: - add adi_init_bd_tcl - creates a blanch bd.tcl and a parameters temporary_case_dependencies.mk when compiling an IP. Its main purpose is to generate the bd.tcl, which will be included in the IP's file-set. - adi_auto_fill_bd_tcl will populate the empty bd.tcl based on the top IP parameters and the presence of these parameters in auto_set_param_list and auto_set_param_list_overwritable lists. This task can not be performed by the first described procedure since the file-set is not yet defined. adi_xilinx_device_info_enc.tcl: Split auto_set_param_list_overwritable from auto_set_param_list. As the name states, some of the parameters are overwritable, this will help when generating the bd.tcl script. library.mk: Include the temporary_case_dependencies.mk if it exists in the IP root folder. The mentioned *.mk file contains non generic dependencies for makefiles like targets to clean.
2019-03-14 13:50:21 +00:00
CLEAN_TARGET += *.cache
Add common library Makefile The library Makefiles for share most of their code. The only difference is the list of project dependencies. Create a file that has the common parts and can be included by the library Makefiles. This drastically reduces the size of the library Makefiles and also allows to change the Makefile implementation without having to re-generate all Makefiles. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2018-03-23 11:55:11 +00:00
CLEAN_TARGET += *.data
CLEAN_TARGET += *.xpr
CLEAN_TARGET += *.log
CLEAN_TARGET += component.xml
CLEAN_TARGET += *.jou
CLEAN_TARGET += xgui
library.mk: Update folders and files from make clean Signed-off-by: Iulia Moldovan <Iulia.Moldovan@analog.com>
2023-02-07 11:30:08 +00:00
CLEAN_TARGET += gui
CLEAN_TARGET += *.runs
CLEAN_TARGET += *.gen
Add common library Makefile The library Makefiles for share most of their code. The only difference is the list of project dependencies. Create a file that has the common parts and can be included by the library Makefiles. This drastically reduces the size of the library Makefiles and also allows to change the Makefile implementation without having to re-generate all Makefiles. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2018-03-23 11:55:11 +00:00
CLEAN_TARGET += *.ip_user_files
CLEAN_TARGET += *.srcs
CLEAN_TARGET += *.hw
CLEAN_TARGET += *.sim
CLEAN_TARGET += .Xil
all: Rename altera to intel
2018-08-13 13:59:02 +00:00
CLEAN_TARGET += .timestamp_intel
library.mk: Update CLEAN_TARGET
2021-02-09 10:29:26 +00:00
CLEAN_TARGET += *.hbs
library/scripts/library.mk: clean files form tb Update clean command to delete also files generated by simulation, from 'tb' folders, covering cases for Xsim and ModelSim simulators. Signed-off-by: stefan.raus <stefan.raus@analog.com>
2022-09-23 12:07:45 +00:00
CLEAN_TARGET += tb/*.log
CLEAN_TARGET += tb/*.xml
CLEAN_TARGET += tb/*.jou
CLEAN_TARGET += tb/*.dir
CLEAN_TARGET += tb/*.pb
CLEAN_TARGET += tb/*.vcd
CLEAN_TARGET += tb/*.wdb
CLEAN_TARGET += tb/dcv.
CLEAN_TARGET += tb/vsim.wlf
CLEAN_TARGET += tb/work
CLEAN_TARGET += tb/vcd
CLEAN_TARGET += tb/run
CLEAN_TARGET += tb/libraries
CLEAN_TARGET += tb/.Xil
CLEAN_TARGET += tb/xsim_gui_cmd.tcl
CLEAN_TARGET += tb/libraries
Add common library Makefile The library Makefiles for share most of their code. The only difference is the list of project dependencies. Create a file that has the common parts and can be included by the library Makefiles. This drastically reduces the size of the library Makefiles and also allows to change the Makefile implementation without having to re-generate all Makefiles. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2018-03-23 11:55:11 +00:00
scripts: Merge adi_env.tcl into a single file Move the new adi_env.tcl file from hdl/projects/scripts into hdl/scrips
2022-07-12 11:06:15 +00:00
GENERIC_DEPS += $(HDL_LIBRARY_PATH)../scripts/adi_env.tcl
Add common library Makefile The library Makefiles for share most of their code. The only difference is the list of project dependencies. Create a file that has the common parts and can be included by the library Makefiles. This drastically reduces the size of the library Makefiles and also allows to change the Makefile implementation without having to re-generate all Makefiles. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2018-03-23 11:55:11 +00:00
scripts: Parallel build with pattern rules (#1202) Drop shell for loops in favor of makefile pattern rules, so make can run targets in parallel using -j. This doesn't affect Vivado's own settings. As a benchmark, 12th Gen Intel(R) Core(TM) i9-12900H 5GHz(max): $ make -C projects/adrv9009/zcu102/ clean-all $ time make -C projects/adrv9009/zcu102/ -j$CORES lib CORES=1: real 9m27.223s user 9m2.556s sys 0m32.358s CORES=8: real 1m54.639s user 16m26.512s sys 1m2.317s i.e. about 5 times faster to build IP core dependencies. Signed-off-by: Liam Beguin <liambeguin@gmail.com> Signed-off-by: Jorge Marques <jorge.marques@analog.com>
2023-12-14 17:27:23 +00:00
.PHONY: all intel xilinx clean clean-all
Add common library Makefile The library Makefiles for share most of their code. The only difference is the list of project dependencies. Create a file that has the common parts and can be included by the library Makefiles. This drastically reduces the size of the library Makefiles and also allows to change the Makefile implementation without having to re-generate all Makefiles. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2018-03-23 11:55:11 +00:00
all: Rename altera to intel
2018-08-13 13:59:02 +00:00
all: intel xilinx
Add common library Makefile The library Makefiles for share most of their code. The only difference is the list of project dependencies. Create a file that has the common parts and can be included by the library Makefiles. This drastically reduces the size of the library Makefiles and also allows to change the Makefile implementation without having to re-generate all Makefiles. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2018-03-23 11:55:11 +00:00
clean: clean-all
clean-all:
Add quiet mode to the Makefile system The standard Makefile output is very noisy and it can be difficult to filter the interesting information from this noise. In quiet mode the standard Makefile output will be suppressed and instead a short human readable description of the current task is shown. E.g. > make adv7511.zed Building axi_clkgen library [library/axi_clkgen/axi_clkgen_ip.log] ... OK Building axi_hdmi_tx library [library/axi_hdmi_tx/axi_hdmi_tx_ip.log] ... OK Building axi_i2s_adi library [library/axi_i2s_adi/axi_i2s_adi_ip.log] ... OK Building axi_spdif_tx library [library/axi_spdif_tx/axi_spdif_tx_ip.log] ... OK Building util_i2c_mixer library [library/util_i2c_mixer/util_i2c_mixer_ip.log] ... OK Building adv7511_zed project [projects/adv7511/zed/adv7511_zed_vivado.log] ... OK Quiet mode is enabled by default since it generates a more human readable output. It can be disabled by passing VERBOSE=1 to make or setting the VERBOSE environment variable to 1 before calling make. E.g. > make adv7511.zed VERBOSE=1 make[1]: Entering directory 'library/axi_clkgen' rm -rf *.cache *.data *.xpr *.log component.xml *.jou xgui *.ip_user_files *.srcs *.hw *.sim .Xil .timestamp_altera vivado -mode batch -source axi_clkgen_ip.tcl >> axi_clkgen_ip.log 2>&1 ... Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2018-03-25 07:21:37 +00:00
$(call clean, \
scripts: Parallel build with pattern rules (#1202) Drop shell for loops in favor of makefile pattern rules, so make can run targets in parallel using -j. This doesn't affect Vivado's own settings. As a benchmark, 12th Gen Intel(R) Core(TM) i9-12900H 5GHz(max): $ make -C projects/adrv9009/zcu102/ clean-all $ time make -C projects/adrv9009/zcu102/ -j$CORES lib CORES=1: real 9m27.223s user 9m2.556s sys 0m32.358s CORES=8: real 1m54.639s user 16m26.512s sys 1m2.317s i.e. about 5 times faster to build IP core dependencies. Signed-off-by: Liam Beguin <liambeguin@gmail.com> Signed-off-by: Jorge Marques <jorge.marques@analog.com>
2023-12-14 17:27:23 +00:00
$(CLEAN_TARGET) .lock, \
Add quiet mode to the Makefile system The standard Makefile output is very noisy and it can be difficult to filter the interesting information from this noise. In quiet mode the standard Makefile output will be suppressed and instead a short human readable description of the current task is shown. E.g. > make adv7511.zed Building axi_clkgen library [library/axi_clkgen/axi_clkgen_ip.log] ... OK Building axi_hdmi_tx library [library/axi_hdmi_tx/axi_hdmi_tx_ip.log] ... OK Building axi_i2s_adi library [library/axi_i2s_adi/axi_i2s_adi_ip.log] ... OK Building axi_spdif_tx library [library/axi_spdif_tx/axi_spdif_tx_ip.log] ... OK Building util_i2c_mixer library [library/util_i2c_mixer/util_i2c_mixer_ip.log] ... OK Building adv7511_zed project [projects/adv7511/zed/adv7511_zed_vivado.log] ... OK Quiet mode is enabled by default since it generates a more human readable output. It can be disabled by passing VERBOSE=1 to make or setting the VERBOSE environment variable to 1 before calling make. E.g. > make adv7511.zed VERBOSE=1 make[1]: Entering directory 'library/axi_clkgen' rm -rf *.cache *.data *.xpr *.log component.xml *.jou xgui *.ip_user_files *.srcs *.hw *.sim .Xil .timestamp_altera vivado -mode batch -source axi_clkgen_ip.tcl >> axi_clkgen_ip.log 2>&1 ... Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2018-03-25 07:21:37 +00:00
$(HL)$(LIBRARY_NAME)$(NC) library)
Add common library Makefile The library Makefiles for share most of their code. The only difference is the list of project dependencies. Create a file that has the common parts and can be included by the library Makefiles. This drastically reduces the size of the library Makefiles and also allows to change the Makefile implementation without having to re-generate all Makefiles. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2018-03-23 11:55:11 +00:00
all: Rename altera to intel
2018-08-13 13:59:02 +00:00
ifneq ($(INTEL_DEPS),)
Move Altera IP core dependency tracking to library Makefiles Currently the individual IP core dependencies are tracked inside the library Makefile for Xilinx IPs and the project Makefiles only reference the IP cores. For Altera on the other hand the individual dependencies are tracked inside the project Makefile. This leads to a lot of duplicated lists and also means that the project Makefiles need to be regenerated when one of the IP cores changes their files. Change the Altera projects to a similar scheme than the Xilinx projects. The projects themselves only reference the library as a whole as their dependency while the library Makefile references the individual source dependencies. Since on Altera there is no target that has to be generated create a dummy target called ".timestamp_altera" who's only purpose is to have a timestamp that is greater or equal to the timestamp of all of the IP core files. This means the project Makefile can have a dependency on this file and make sure that the project will be rebuild if any of the files in the library changes. This patch contains quite a bit of churn, but hopefully it reduces the amount of churn in the future when modifying Altera IP cores. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2018-03-27 09:21:09 +00:00
all: Rename altera to intel
2018-08-13 13:59:02 +00:00
INTEL_DEPS += $(GENERIC_DEPS)
INTEL_DEPS += $(HDL_LIBRARY_PATH)scripts/adi_ip_intel.tcl
scripts: Parallel build with pattern rules (#1202) Drop shell for loops in favor of makefile pattern rules, so make can run targets in parallel using -j. This doesn't affect Vivado's own settings. As a benchmark, 12th Gen Intel(R) Core(TM) i9-12900H 5GHz(max): $ make -C projects/adrv9009/zcu102/ clean-all $ time make -C projects/adrv9009/zcu102/ -j$CORES lib CORES=1: real 9m27.223s user 9m2.556s sys 0m32.358s CORES=8: real 1m54.639s user 16m26.512s sys 1m2.317s i.e. about 5 times faster to build IP core dependencies. Signed-off-by: Liam Beguin <liambeguin@gmail.com> Signed-off-by: Jorge Marques <jorge.marques@analog.com>
2023-12-14 17:27:23 +00:00
_INTEL_LIB_DEPS = $(foreach dep,$(INTEL_LIB_DEPS),$(HDL_LIBRARY_PATH)$(dep)/.timestamp_intel)
Move Altera IP core dependency tracking to library Makefiles Currently the individual IP core dependencies are tracked inside the library Makefile for Xilinx IPs and the project Makefiles only reference the IP cores. For Altera on the other hand the individual dependencies are tracked inside the project Makefile. This leads to a lot of duplicated lists and also means that the project Makefiles need to be regenerated when one of the IP cores changes their files. Change the Altera projects to a similar scheme than the Xilinx projects. The projects themselves only reference the library as a whole as their dependency while the library Makefile references the individual source dependencies. Since on Altera there is no target that has to be generated create a dummy target called ".timestamp_altera" who's only purpose is to have a timestamp that is greater or equal to the timestamp of all of the IP core files. This means the project Makefile can have a dependency on this file and make sure that the project will be rebuild if any of the files in the library changes. This patch contains quite a bit of churn, but hopefully it reduces the amount of churn in the future when modifying Altera IP cores. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2018-03-27 09:21:09 +00:00
scripts: Parallel build with pattern rules (#1202) Drop shell for loops in favor of makefile pattern rules, so make can run targets in parallel using -j. This doesn't affect Vivado's own settings. As a benchmark, 12th Gen Intel(R) Core(TM) i9-12900H 5GHz(max): $ make -C projects/adrv9009/zcu102/ clean-all $ time make -C projects/adrv9009/zcu102/ -j$CORES lib CORES=1: real 9m27.223s user 9m2.556s sys 0m32.358s CORES=8: real 1m54.639s user 16m26.512s sys 1m2.317s i.e. about 5 times faster to build IP core dependencies. Signed-off-by: Liam Beguin <liambeguin@gmail.com> Signed-off-by: Jorge Marques <jorge.marques@analog.com>
2023-12-14 17:27:23 +00:00
intel: .timestamp_intel
Move Altera IP core dependency tracking to library Makefiles Currently the individual IP core dependencies are tracked inside the library Makefile for Xilinx IPs and the project Makefiles only reference the IP cores. For Altera on the other hand the individual dependencies are tracked inside the project Makefile. This leads to a lot of duplicated lists and also means that the project Makefiles need to be regenerated when one of the IP cores changes their files. Change the Altera projects to a similar scheme than the Xilinx projects. The projects themselves only reference the library as a whole as their dependency while the library Makefile references the individual source dependencies. Since on Altera there is no target that has to be generated create a dummy target called ".timestamp_altera" who's only purpose is to have a timestamp that is greater or equal to the timestamp of all of the IP core files. This means the project Makefile can have a dependency on this file and make sure that the project will be rebuild if any of the files in the library changes. This patch contains quite a bit of churn, but hopefully it reduces the amount of churn in the future when modifying Altera IP cores. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2018-03-27 09:21:09 +00:00
scripts: Parallel build with pattern rules (#1202) Drop shell for loops in favor of makefile pattern rules, so make can run targets in parallel using -j. This doesn't affect Vivado's own settings. As a benchmark, 12th Gen Intel(R) Core(TM) i9-12900H 5GHz(max): $ make -C projects/adrv9009/zcu102/ clean-all $ time make -C projects/adrv9009/zcu102/ -j$CORES lib CORES=1: real 9m27.223s user 9m2.556s sys 0m32.358s CORES=8: real 1m54.639s user 16m26.512s sys 1m2.317s i.e. about 5 times faster to build IP core dependencies. Signed-off-by: Liam Beguin <liambeguin@gmail.com> Signed-off-by: Jorge Marques <jorge.marques@analog.com>
2023-12-14 17:27:23 +00:00
.timestamp_intel: $(INTEL_DEPS) $(_INTEL_LIB_DEPS)
Move Altera IP core dependency tracking to library Makefiles Currently the individual IP core dependencies are tracked inside the library Makefile for Xilinx IPs and the project Makefiles only reference the IP cores. For Altera on the other hand the individual dependencies are tracked inside the project Makefile. This leads to a lot of duplicated lists and also means that the project Makefiles need to be regenerated when one of the IP cores changes their files. Change the Altera projects to a similar scheme than the Xilinx projects. The projects themselves only reference the library as a whole as their dependency while the library Makefile references the individual source dependencies. Since on Altera there is no target that has to be generated create a dummy target called ".timestamp_altera" who's only purpose is to have a timestamp that is greater or equal to the timestamp of all of the IP core files. This means the project Makefile can have a dependency on this file and make sure that the project will be rebuild if any of the files in the library changes. This patch contains quite a bit of churn, but hopefully it reduces the amount of churn in the future when modifying Altera IP cores. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2018-03-27 09:21:09 +00:00
touch $@
scripts: Parallel build with pattern rules (#1202) Drop shell for loops in favor of makefile pattern rules, so make can run targets in parallel using -j. This doesn't affect Vivado's own settings. As a benchmark, 12th Gen Intel(R) Core(TM) i9-12900H 5GHz(max): $ make -C projects/adrv9009/zcu102/ clean-all $ time make -C projects/adrv9009/zcu102/ -j$CORES lib CORES=1: real 9m27.223s user 9m2.556s sys 0m32.358s CORES=8: real 1m54.639s user 16m26.512s sys 1m2.317s i.e. about 5 times faster to build IP core dependencies. Signed-off-by: Liam Beguin <liambeguin@gmail.com> Signed-off-by: Jorge Marques <jorge.marques@analog.com>
2023-12-14 17:27:23 +00:00
$(_INTEL_LIB_DEPS):
$(MAKE) -C $(dir $@) intel
Move Altera IP core dependency tracking to library Makefiles Currently the individual IP core dependencies are tracked inside the library Makefile for Xilinx IPs and the project Makefiles only reference the IP cores. For Altera on the other hand the individual dependencies are tracked inside the project Makefile. This leads to a lot of duplicated lists and also means that the project Makefiles need to be regenerated when one of the IP cores changes their files. Change the Altera projects to a similar scheme than the Xilinx projects. The projects themselves only reference the library as a whole as their dependency while the library Makefile references the individual source dependencies. Since on Altera there is no target that has to be generated create a dummy target called ".timestamp_altera" who's only purpose is to have a timestamp that is greater or equal to the timestamp of all of the IP core files. This means the project Makefile can have a dependency on this file and make sure that the project will be rebuild if any of the files in the library changes. This patch contains quite a bit of churn, but hopefully it reduces the amount of churn in the future when modifying Altera IP cores. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2018-03-27 09:21:09 +00:00
endif
ifneq ($(XILINX_DEPS),)
XILINX_DEPS += $(GENERIC_DEPS)
all: Rename altera to intel
2018-08-13 13:59:02 +00:00
XILINX_DEPS += $(HDL_LIBRARY_PATH)scripts/adi_ip_xilinx.tcl
scripts: Parallel build with pattern rules (#1202) Drop shell for loops in favor of makefile pattern rules, so make can run targets in parallel using -j. This doesn't affect Vivado's own settings. As a benchmark, 12th Gen Intel(R) Core(TM) i9-12900H 5GHz(max): $ make -C projects/adrv9009/zcu102/ clean-all $ time make -C projects/adrv9009/zcu102/ -j$CORES lib CORES=1: real 9m27.223s user 9m2.556s sys 0m32.358s CORES=8: real 1m54.639s user 16m26.512s sys 1m2.317s i.e. about 5 times faster to build IP core dependencies. Signed-off-by: Liam Beguin <liambeguin@gmail.com> Signed-off-by: Jorge Marques <jorge.marques@analog.com>
2023-12-14 17:27:23 +00:00
_XILINX_LIB_DEPS = $(foreach dep,$(XILINX_LIB_DEPS),$(HDL_LIBRARY_PATH)$(dep)/component.xml)
_XILINX_INTF_DEPS = $(foreach dep,$(XILINX_INTERFACE_DEPS),$(HDL_LIBRARY_PATH)$(dep))
xilinx: component.xml
Move Altera IP core dependency tracking to library Makefiles Currently the individual IP core dependencies are tracked inside the library Makefile for Xilinx IPs and the project Makefiles only reference the IP cores. For Altera on the other hand the individual dependencies are tracked inside the project Makefile. This leads to a lot of duplicated lists and also means that the project Makefiles need to be regenerated when one of the IP cores changes their files. Change the Altera projects to a similar scheme than the Xilinx projects. The projects themselves only reference the library as a whole as their dependency while the library Makefile references the individual source dependencies. Since on Altera there is no target that has to be generated create a dummy target called ".timestamp_altera" who's only purpose is to have a timestamp that is greater or equal to the timestamp of all of the IP core files. This means the project Makefile can have a dependency on this file and make sure that the project will be rebuild if any of the files in the library changes. This patch contains quite a bit of churn, but hopefully it reduces the amount of churn in the future when modifying Altera IP cores. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2018-03-27 09:21:09 +00:00
scripts: Parallel build with pattern rules (#1202) Drop shell for loops in favor of makefile pattern rules, so make can run targets in parallel using -j. This doesn't affect Vivado's own settings. As a benchmark, 12th Gen Intel(R) Core(TM) i9-12900H 5GHz(max): $ make -C projects/adrv9009/zcu102/ clean-all $ time make -C projects/adrv9009/zcu102/ -j$CORES lib CORES=1: real 9m27.223s user 9m2.556s sys 0m32.358s CORES=8: real 1m54.639s user 16m26.512s sys 1m2.317s i.e. about 5 times faster to build IP core dependencies. Signed-off-by: Liam Beguin <liambeguin@gmail.com> Signed-off-by: Jorge Marques <jorge.marques@analog.com>
2023-12-14 17:27:23 +00:00
.DELETE_ON_ERROR:
Move Altera IP core dependency tracking to library Makefiles Currently the individual IP core dependencies are tracked inside the library Makefile for Xilinx IPs and the project Makefiles only reference the IP cores. For Altera on the other hand the individual dependencies are tracked inside the project Makefile. This leads to a lot of duplicated lists and also means that the project Makefiles need to be regenerated when one of the IP cores changes their files. Change the Altera projects to a similar scheme than the Xilinx projects. The projects themselves only reference the library as a whole as their dependency while the library Makefile references the individual source dependencies. Since on Altera there is no target that has to be generated create a dummy target called ".timestamp_altera" who's only purpose is to have a timestamp that is greater or equal to the timestamp of all of the IP core files. This means the project Makefile can have a dependency on this file and make sure that the project will be rebuild if any of the files in the library changes. This patch contains quite a bit of churn, but hopefully it reduces the amount of churn in the future when modifying Altera IP cores. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2018-03-27 09:21:09 +00:00
scripts: Parallel build with pattern rules (#1202) Drop shell for loops in favor of makefile pattern rules, so make can run targets in parallel using -j. This doesn't affect Vivado's own settings. As a benchmark, 12th Gen Intel(R) Core(TM) i9-12900H 5GHz(max): $ make -C projects/adrv9009/zcu102/ clean-all $ time make -C projects/adrv9009/zcu102/ -j$CORES lib CORES=1: real 9m27.223s user 9m2.556s sys 0m32.358s CORES=8: real 1m54.639s user 16m26.512s sys 1m2.317s i.e. about 5 times faster to build IP core dependencies. Signed-off-by: Liam Beguin <liambeguin@gmail.com> Signed-off-by: Jorge Marques <jorge.marques@analog.com>
2023-12-14 17:27:23 +00:00
component.xml: $(XILINX_DEPS) $(_XILINX_INTF_DEPS) $(_XILINX_LIB_DEPS)
Add common library Makefile The library Makefiles for share most of their code. The only difference is the list of project dependencies. Create a file that has the common parts and can be included by the library Makefiles. This drastically reduces the size of the library Makefiles and also allows to change the Makefile implementation without having to re-generate all Makefiles. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2018-03-23 11:55:11 +00:00
-rm -rf $(CLEAN_TARGET)
Add quiet mode to the Makefile system The standard Makefile output is very noisy and it can be difficult to filter the interesting information from this noise. In quiet mode the standard Makefile output will be suppressed and instead a short human readable description of the current task is shown. E.g. > make adv7511.zed Building axi_clkgen library [library/axi_clkgen/axi_clkgen_ip.log] ... OK Building axi_hdmi_tx library [library/axi_hdmi_tx/axi_hdmi_tx_ip.log] ... OK Building axi_i2s_adi library [library/axi_i2s_adi/axi_i2s_adi_ip.log] ... OK Building axi_spdif_tx library [library/axi_spdif_tx/axi_spdif_tx_ip.log] ... OK Building util_i2c_mixer library [library/util_i2c_mixer/util_i2c_mixer_ip.log] ... OK Building adv7511_zed project [projects/adv7511/zed/adv7511_zed_vivado.log] ... OK Quiet mode is enabled by default since it generates a more human readable output. It can be disabled by passing VERBOSE=1 to make or setting the VERBOSE environment variable to 1 before calling make. E.g. > make adv7511.zed VERBOSE=1 make[1]: Entering directory 'library/axi_clkgen' rm -rf *.cache *.data *.xpr *.log component.xml *.jou xgui *.ip_user_files *.srcs *.hw *.sim .Xil .timestamp_altera vivado -mode batch -source axi_clkgen_ip.tcl >> axi_clkgen_ip.log 2>&1 ... Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2018-03-25 07:21:37 +00:00
$(call build, \
$(VIVADO) $(LIBRARY_NAME)_ip.tcl, \
$(LIBRARY_NAME)_ip.log, \
$(HL)$(LIBRARY_NAME)$(NC) library)
Add common library Makefile The library Makefiles for share most of their code. The only difference is the list of project dependencies. Create a file that has the common parts and can be included by the library Makefiles. This drastically reduces the size of the library Makefiles and also allows to change the Makefile implementation without having to re-generate all Makefiles. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2018-03-23 11:55:11 +00:00
scripts: Parallel build with pattern rules (#1202) Drop shell for loops in favor of makefile pattern rules, so make can run targets in parallel using -j. This doesn't affect Vivado's own settings. As a benchmark, 12th Gen Intel(R) Core(TM) i9-12900H 5GHz(max): $ make -C projects/adrv9009/zcu102/ clean-all $ time make -C projects/adrv9009/zcu102/ -j$CORES lib CORES=1: real 9m27.223s user 9m2.556s sys 0m32.358s CORES=8: real 1m54.639s user 16m26.512s sys 1m2.317s i.e. about 5 times faster to build IP core dependencies. Signed-off-by: Liam Beguin <liambeguin@gmail.com> Signed-off-by: Jorge Marques <jorge.marques@analog.com>
2023-12-14 17:27:23 +00:00
$(_XILINX_INTF_DEPS):
$(MAKE) -C $(dir $@) $(notdir $@)
$(_XILINX_LIB_DEPS):
flock $(dir $@).lock -c "$(MAKE) -C $(dir $@) xilinx"; exit $$?
%.xml:
$(MAKE) -C $(dir $@) $(notdir $@)
Move Altera IP core dependency tracking to library Makefiles Currently the individual IP core dependencies are tracked inside the library Makefile for Xilinx IPs and the project Makefiles only reference the IP cores. For Altera on the other hand the individual dependencies are tracked inside the project Makefile. This leads to a lot of duplicated lists and also means that the project Makefiles need to be regenerated when one of the IP cores changes their files. Change the Altera projects to a similar scheme than the Xilinx projects. The projects themselves only reference the library as a whole as their dependency while the library Makefile references the individual source dependencies. Since on Altera there is no target that has to be generated create a dummy target called ".timestamp_altera" who's only purpose is to have a timestamp that is greater or equal to the timestamp of all of the IP core files. This means the project Makefile can have a dependency on this file and make sure that the project will be rebuild if any of the files in the library changes. This patch contains quite a bit of churn, but hopefully it reduces the amount of churn in the future when modifying Altera IP cores. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2018-03-27 09:21:09 +00:00
endif