2023-07-06 12:08:22 +00:00
|
|
|
###############################################################################
|
|
|
|
|
## Copyright (C) 2019-2023 Analog Devices, Inc. All rights reserved.
|
|
|
|
|
### SPDX short identifier: ADIBSD
|
|
|
|
|
###############################################################################
|
2019-11-21 10:06:57 +00:00
|
|
|
|
|
|
|
|
proc ad_adcfifo_create {adc_fifo_name adc_data_width adc_dma_data_width adc_fifo_address_width} {
|
|
|
|
|
|
|
|
|
|
upvar ad_hdl_dir ad_hdl_dir
|
|
|
|
|
|
|
|
|
|
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 sys_clk_c1
|
|
|
|
|
set_property -dict [list CONFIG.FREQ_HZ {250000000}] [get_bd_intf_ports sys_clk_c1]
|
|
|
|
|
|
|
|
|
|
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddr4_rtl:1.0 ddr4_c1
|
|
|
|
|
|
|
|
|
|
# instance: ddr4
|
|
|
|
|
ad_ip_instance proc_sys_reset axi_rstgen_2
|
|
|
|
|
ad_ip_instance ip:ddr4 axi_ddr_cntrl_c1
|
|
|
|
|
ad_ip_parameter axi_ddr_cntrl_c1 CONFIG.C0_CLOCK_BOARD_INTERFACE default_250mhz_clk2
|
|
|
|
|
ad_ip_parameter axi_ddr_cntrl_c1 CONFIG.C0_DDR4_BOARD_INTERFACE ddr4_sdram_c1
|
|
|
|
|
ad_ip_parameter axi_ddr_cntrl_c1 CONFIG.RESET_BOARD_INTERFACE reset
|
|
|
|
|
|
|
|
|
|
ad_connect sys_rst axi_ddr_cntrl_c1/sys_rst
|
|
|
|
|
ad_connect sys_clk_c1 axi_ddr_cntrl_c1/C0_SYS_CLK
|
|
|
|
|
ad_connect ddr4_c1 axi_ddr_cntrl_c1/C0_DDR4
|
|
|
|
|
|
|
|
|
|
ad_ip_instance axi_adcfifo $adc_fifo_name
|
|
|
|
|
ad_ip_parameter $adc_fifo_name CONFIG.ADC_DATA_WIDTH $adc_data_width
|
|
|
|
|
ad_ip_parameter $adc_fifo_name CONFIG.DMA_DATA_WIDTH $adc_dma_data_width
|
|
|
|
|
ad_ip_parameter $adc_fifo_name CONFIG.AXI_DATA_WIDTH 512
|
|
|
|
|
ad_ip_parameter $adc_fifo_name CONFIG.DMA_READY_ENABLE 1
|
|
|
|
|
ad_ip_parameter $adc_fifo_name CONFIG.AXI_SIZE 6
|
|
|
|
|
ad_ip_parameter $adc_fifo_name CONFIG.AXI_LENGTH 4
|
|
|
|
|
ad_ip_parameter $adc_fifo_name CONFIG.AXI_ADDRESS 0x80000000
|
|
|
|
|
ad_ip_parameter $adc_fifo_name CONFIG.AXI_ADDRESS_LIMIT 0xbfffffff
|
|
|
|
|
|
|
|
|
|
ad_connect axi_ddr_cntrl_c1/C0_DDR4_S_AXI $adc_fifo_name/axi
|
|
|
|
|
ad_connect axi_ddr_cntrl_c1/c0_ddr4_ui_clk $adc_fifo_name/axi_clk
|
|
|
|
|
ad_connect axi_ddr_cntrl_c1/c0_ddr4_ui_clk axi_rstgen_2/slowest_sync_clk
|
|
|
|
|
ad_connect sys_cpu_resetn axi_rstgen_2/ext_reset_in
|
|
|
|
|
ad_connect axi_rstgen_2/peripheral_aresetn $adc_fifo_name/axi_resetn
|
|
|
|
|
ad_connect axi_rstgen_2/peripheral_aresetn axi_ddr_cntrl_c1/c0_ddr4_aresetn
|
|
|
|
|
|
|
|
|
|
assign_bd_address [get_bd_addr_segs -of_objects [get_bd_cells axi_ddr_cntrl_c1]]
|
|
|
|
|
}
|
