zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

axi_ad9152: Clock ratio is indicating a sampling clock ratio 

The software can use this data to calculate the effective sampling clock, independent of the interface type.
main
Istvan Csomortani 2015-09-24 11:12:36 +03:00
parent 892755c084
commit 0b08250261
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
library/axi_ad9152/axi_ad9152_core.v
View File

@ -219,7 +219,7 @@ module axi_ad9152_core (
.dac_status (1'b1), .dac_status (1'b1),
.dac_status_ovf (dac_dovf), .dac_status_ovf (dac_dovf),
.dac_status_unf (dac_dunf), .dac_status_unf (dac_dunf),
.dac_clk_ratio (32'd40), .dac_clk_ratio (32'd4),
.up_drp_sel (), .up_drp_sel (),
.up_drp_wr (), .up_drp_wr (),
.up_drp_addr (), .up_drp_addr (),