axi_ad9152: Clock ratio is indicating a sampling clock ratio
The software can use this data to calculate the effective sampling clock, independent of the interface type.main
parent
892755c084
commit
0b08250261
|
@ -219,7 +219,7 @@ module axi_ad9152_core (
|
|||
.dac_status (1'b1),
|
||||
.dac_status_ovf (dac_dovf),
|
||||
.dac_status_unf (dac_dunf),
|
||||
.dac_clk_ratio (32'd40),
|
||||
.dac_clk_ratio (32'd4),
|
||||
.up_drp_sel (),
|
||||
.up_drp_wr (),
|
||||
.up_drp_addr (),
|
||||
|
|
Loading…
Reference in New Issue