jesd204/ad_ip_jesd204_tpl : Add support for 12 lanes
parent
9295218a64
commit
0c6c28ed84
|
@ -71,7 +71,7 @@ adi_add_bus "link" "master" \
|
|||
adi_add_bus_clock "link_clk" "link"
|
||||
|
||||
foreach {p v} {
|
||||
"NUM_LANES" "1 2 3 4 8 16" \
|
||||
"NUM_LANES" "1 2 3 4 6 8 12 16" \
|
||||
"NUM_CHANNELS" "1 2 4 6 8 16 32 64" \
|
||||
"BITS_PER_SAMPLE" "8 12 16" \
|
||||
"DMA_BITS_PER_SAMPLE" "8 12 16" \
|
||||
|
|
|
@ -94,7 +94,7 @@ foreach p {DDS_CORDIC_DW DDS_CORDIC_PHASE_DW} {
|
|||
}
|
||||
|
||||
foreach {p v} {
|
||||
"NUM_LANES" "1 2 3 4 8 16" \
|
||||
"NUM_LANES" "1 2 3 4 6 8 12 16" \
|
||||
"NUM_CHANNELS" "1 2 4 6 8 16 32 64" \
|
||||
"BITS_PER_SAMPLE" "8 12 16" \
|
||||
"DMA_BITS_PER_SAMPLE" "8 12 16" \
|
||||
|
|
Loading…
Reference in New Issue