zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

alt_serdes- updates

main
Rejeesh Kutty 2016-09-14 12:05:48 -04:00
parent 4a6b554c0a
commit 16046a984c
3 changed files with 9 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
library/altera/alt_serdes/alt_serdes_hw.tcl
View File

@ -131,10 +131,11 @@ proc p_alt_serdes {} {
set_instance_parameter_value alt_serdes_out {NUM_CHANNELS} {1} set_instance_parameter_value alt_serdes_out {NUM_CHANNELS} {1}
set_instance_parameter_value alt_serdes_out {DATA_RATE} $m_hs_data_rate set_instance_parameter_value alt_serdes_out {DATA_RATE} $m_hs_data_rate
set_instance_parameter_value alt_serdes_out {J_FACTOR} $m_serdes_factor set_instance_parameter_value alt_serdes_out {J_FACTOR} $m_serdes_factor
set_instance_parameter_value alt_serdes_out {TX_EXPORT_CORECLOCK} {false}
set_instance_parameter_value alt_serdes_out {TX_USE_OUTCLOCK} {false}
set_instance_parameter_value alt_serdes_out {USE_EXTERNAL_PLL} {true} set_instance_parameter_value alt_serdes_out {USE_EXTERNAL_PLL} {true}
set_instance_parameter_value alt_serdes_out {INCLOCK_FREQUENCY} $m_clkin_frequency set_instance_parameter_value alt_serdes_out {INCLOCK_FREQUENCY} $m_clkin_frequency
set_instance_parameter_value alt_serdes_out {PLL_USE_RESET} {false} set_instance_parameter_value alt_serdes_out {PLL_USE_RESET} {false}
set_instance_parameter_value alt_serdes_out {TX_USE_OUTCLOCK} {false}
add_interface data_out conduit end add_interface data_out conduit end
set_interface_property data_out EXPORT_OF alt_serdes_out.tx_out set_interface_property data_out EXPORT_OF alt_serdes_out.tx_out
add_interface clk conduit end add_interface clk conduit end

3
library/altera/common/ad_serdes_clk.v
View File

@ -85,6 +85,9 @@ module ad_serdes_clk (
// defaults // defaults
assign out_clk = div_clk; assign out_clk = div_clk;
assign up_drp_rdata = up_drp_rdata_int;
assign up_drp_ready = up_drp_ready_int;
assign up_drp_locked = up_drp_locked_int;
always @(negedge up_rstn or posedge up_clk) begin always @(negedge up_rstn or posedge up_clk) begin
if (up_rstn == 1'b0) begin if (up_rstn == 1'b0) begin

4
library/altera/common/ad_serdes_in.v
View File

@ -79,6 +79,10 @@ module ad_serdes_in (
parameter DEVICE_TYPE = 0; parameter DEVICE_TYPE = 0;
// assignments
assign up_drdata = 5'd0;
// instantiations // instantiations
alt_serdes_in_core i_core ( alt_serdes_in_core i_core (