library: Add `timescale to modules that are missing it
parent
f45408d6a9
commit
168e1951ee
|
@ -33,6 +33,8 @@
|
||||||
// ***************************************************************************
|
// ***************************************************************************
|
||||||
// ***************************************************************************
|
// ***************************************************************************
|
||||||
|
|
||||||
|
`timescale 1ns/100ps
|
||||||
|
|
||||||
module adi_jesd204_glue (
|
module adi_jesd204_glue (
|
||||||
input in_pll_powerdown,
|
input in_pll_powerdown,
|
||||||
output out_pll_powerdown,
|
output out_pll_powerdown,
|
||||||
|
|
|
@ -33,6 +33,8 @@
|
||||||
// ***************************************************************************
|
// ***************************************************************************
|
||||||
// ***************************************************************************
|
// ***************************************************************************
|
||||||
|
|
||||||
|
`timescale 1ns/100ps
|
||||||
|
|
||||||
reg clk = 1'b0;
|
reg clk = 1'b0;
|
||||||
reg [3:0] reset_shift = 4'b1111;
|
reg [3:0] reset_shift = 4'b1111;
|
||||||
reg trigger_reset = 1'b0;
|
reg trigger_reset = 1'b0;
|
||||||
|
|
|
@ -42,6 +42,7 @@
|
||||||
// is copyright © 2016-2017, Analog Devices, Inc.”
|
// is copyright © 2016-2017, Analog Devices, Inc.”
|
||||||
//
|
//
|
||||||
|
|
||||||
|
`timescale 1ns/100ps
|
||||||
|
|
||||||
reg clk = 1'b0;
|
reg clk = 1'b0;
|
||||||
reg [3:0] reset_shift = 4'b1111;
|
reg [3:0] reset_shift = 4'b1111;
|
||||||
|
|
|
@ -33,6 +33,8 @@
|
||||||
// ***************************************************************************
|
// ***************************************************************************
|
||||||
// ***************************************************************************
|
// ***************************************************************************
|
||||||
|
|
||||||
|
`timescale 1ns/100ps
|
||||||
|
|
||||||
reg clk = 1'b1;
|
reg clk = 1'b1;
|
||||||
reg [3:0] reset_shift = 4'b1111;
|
reg [3:0] reset_shift = 4'b1111;
|
||||||
reg trigger_reset = 1'b0;
|
reg trigger_reset = 1'b0;
|
||||||
|
|
Loading…
Reference in New Issue