data_offload_constr.ttcl: Fix false_paths for i_sync_src_transfer_length registers
parent
53a95840c0
commit
302e59e109
|
@ -21,6 +21,8 @@ set_property ASYNC_REG TRUE \
|
|||
-to [get_pins -hierarchical * -filter {NAME=~*/i_sync_wr_sync/cdc_sync_stage1_reg[*]/D}]
|
||||
<: } :>
|
||||
|
||||
<: } :>
|
||||
|
||||
set_false_path \
|
||||
-from [get_cells -hierarchical * -filter {NAME=~*/i_sync_src_transfer_length/cdc_hold_reg[*]}] \
|
||||
-to [get_cells -hierarchical * -filter {NAME=~*/i_sync_src_transfer_length/out_data_reg[*]}]
|
||||
|
@ -33,8 +35,6 @@ set_false_path \
|
|||
-from [get_pins -hierarchical * -filter {NAME=~*/i_sync_src_transfer_length/out_toggle_d1_reg/C}] \
|
||||
-to [get_pins -hierarchical * -filter {NAME=~*/i_sync_src_transfer_length/i_sync_in/cdc_sync_stage1_reg[*]/D}]
|
||||
|
||||
<: } :>
|
||||
|
||||
## For TX in case of BRAMs
|
||||
<: if { $tx_enable } { :>
|
||||
|
||||
|
|
Loading…
Reference in New Issue