daq2/a10gx: 10AX115S3F45E2SGE3 version
Rejeesh Kutty
Adrian Costina
parent
00d9d4484e
commit
35a98550d9
|
|
@ -13,7 +13,7 @@
|
|||
{
|
||||
datum _sortIndex
|
||||
{
|
||||
value = "9";
|
||||
value = "11";
|
||||
type = "int";
|
||||
}
|
||||
}
|
||||
|
|
@ -21,7 +21,7 @@
|
|||
{
|
||||
datum _sortIndex
|
||||
{
|
||||
value = "14";
|
||||
value = "16";
|
||||
type = "int";
|
||||
}
|
||||
}
|
||||
|
|
@ -37,7 +37,7 @@
|
|||
{
|
||||
datum _sortIndex
|
||||
{
|
||||
value = "12";
|
||||
value = "14";
|
||||
type = "int";
|
||||
}
|
||||
}
|
||||
|
|
@ -53,7 +53,7 @@
|
|||
{
|
||||
datum _sortIndex
|
||||
{
|
||||
value = "11";
|
||||
value = "13";
|
||||
type = "int";
|
||||
}
|
||||
}
|
||||
|
|
@ -69,7 +69,7 @@
|
|||
{
|
||||
datum _sortIndex
|
||||
{
|
||||
value = "8";
|
||||
value = "10";
|
||||
type = "int";
|
||||
}
|
||||
datum sopceditor_expanded
|
||||
|
|
@ -90,7 +90,7 @@
|
|||
{
|
||||
datum _sortIndex
|
||||
{
|
||||
value = "15";
|
||||
value = "17";
|
||||
type = "int";
|
||||
}
|
||||
}
|
||||
|
|
@ -413,11 +413,6 @@
|
|||
value = "2";
|
||||
type = "int";
|
||||
}
|
||||
datum sopceditor_expanded
|
||||
{
|
||||
value = "0";
|
||||
type = "boolean";
|
||||
}
|
||||
}
|
||||
element mem_rst
|
||||
{
|
||||
|
|
@ -426,11 +421,6 @@
|
|||
value = "3";
|
||||
type = "int";
|
||||
}
|
||||
datum sopceditor_expanded
|
||||
{
|
||||
value = "0";
|
||||
type = "boolean";
|
||||
}
|
||||
}
|
||||
element sys_clk
|
||||
{
|
||||
|
|
@ -439,11 +429,6 @@
|
|||
value = "0";
|
||||
type = "int";
|
||||
}
|
||||
datum sopceditor_expanded
|
||||
{
|
||||
value = "0";
|
||||
type = "boolean";
|
||||
}
|
||||
}
|
||||
element sys_rst
|
||||
{
|
||||
|
|
@ -452,11 +437,6 @@
|
|||
value = "1";
|
||||
type = "int";
|
||||
}
|
||||
datum sopceditor_expanded
|
||||
{
|
||||
value = "0";
|
||||
type = "boolean";
|
||||
}
|
||||
}
|
||||
element system_bd
|
||||
{
|
||||
|
|
@ -662,7 +642,7 @@
|
|||
{
|
||||
datum _sortIndex
|
||||
{
|
||||
value = "10";
|
||||
value = "12";
|
||||
type = "int";
|
||||
}
|
||||
}
|
||||
|
|
@ -670,7 +650,7 @@
|
|||
{
|
||||
datum _sortIndex
|
||||
{
|
||||
value = "13";
|
||||
value = "15";
|
||||
type = "int";
|
||||
}
|
||||
}
|
||||
|
|
@ -678,7 +658,7 @@
|
|||
{
|
||||
datum _sortIndex
|
||||
{
|
||||
value = "18";
|
||||
value = "20";
|
||||
type = "int";
|
||||
}
|
||||
}
|
||||
|
|
@ -686,7 +666,7 @@
|
|||
{
|
||||
datum _sortIndex
|
||||
{
|
||||
value = "16";
|
||||
value = "18";
|
||||
type = "int";
|
||||
}
|
||||
}
|
||||
|
|
@ -694,7 +674,15 @@
|
|||
{
|
||||
datum _sortIndex
|
||||
{
|
||||
value = "7";
|
||||
value = "8";
|
||||
type = "int";
|
||||
}
|
||||
}
|
||||
element xcvr_rx_pll_reconfig
|
||||
{
|
||||
datum _sortIndex
|
||||
{
|
||||
value = "9";
|
||||
type = "int";
|
||||
}
|
||||
}
|
||||
|
|
@ -702,7 +690,7 @@
|
|||
{
|
||||
datum _sortIndex
|
||||
{
|
||||
value = "6";
|
||||
value = "7";
|
||||
type = "int";
|
||||
}
|
||||
}
|
||||
|
|
@ -710,7 +698,7 @@
|
|||
{
|
||||
datum _sortIndex
|
||||
{
|
||||
value = "17";
|
||||
value = "19";
|
||||
type = "int";
|
||||
}
|
||||
}
|
||||
|
|
@ -722,6 +710,14 @@
|
|||
type = "int";
|
||||
}
|
||||
}
|
||||
element xcvr_tx_pll_reconfig
|
||||
{
|
||||
datum _sortIndex
|
||||
{
|
||||
value = "6";
|
||||
type = "int";
|
||||
}
|
||||
}
|
||||
element xcvr_tx_ref_clk
|
||||
{
|
||||
datum _sortIndex
|
||||
|
|
@ -729,16 +725,11 @@
|
|||
value = "4";
|
||||
type = "int";
|
||||
}
|
||||
datum sopceditor_expanded
|
||||
{
|
||||
value = "1";
|
||||
type = "boolean";
|
||||
}
|
||||
}
|
||||
}
|
||||
]]></parameter>
|
||||
<parameter name="clockCrossingAdapter" value="FIFO" />
|
||||
<parameter name="device" value="10AX115S2F45I2SG" />
|
||||
<parameter name="device" value="10AX115S3F45E2SGE3" />
|
||||
<parameter name="deviceFamily" value="Arria 10" />
|
||||
<parameter name="deviceSpeedGrade" value="2" />
|
||||
<parameter name="fabricMode" value="QSYS" />
|
||||
|
|
@ -846,6 +837,36 @@
|
|||
internal="axi_jesd_xcvr.if_tx_ext_sysref_in"
|
||||
type="conduit"
|
||||
dir="end" />
|
||||
<interface
|
||||
name="xcvr_core_jesd204_rx_s_avl"
|
||||
internal="xcvr_core.jesd204_rx_avs"
|
||||
type="avalon"
|
||||
dir="end" />
|
||||
<interface
|
||||
name="xcvr_core_jesd204_tx_s_avl"
|
||||
internal="xcvr_core.jesd204_tx_avs"
|
||||
type="avalon"
|
||||
dir="end" />
|
||||
<interface
|
||||
name="xcvr_core_reconfig_s_avl"
|
||||
internal="xcvr_core.reconfig_avmm"
|
||||
type="avalon"
|
||||
dir="end" />
|
||||
<interface
|
||||
name="xcvr_rx_pll_reconfig_s_avl"
|
||||
internal="xcvr_rx_pll_reconfig.mgmt_avalon_slave"
|
||||
type="avalon"
|
||||
dir="end" />
|
||||
<interface
|
||||
name="xcvr_tx_lane_pll_s_avl"
|
||||
internal="xcvr_tx_lane_pll.reconfig_avmm0"
|
||||
type="avalon"
|
||||
dir="end" />
|
||||
<interface
|
||||
name="xcvr_tx_pll_reconfig_s_avl"
|
||||
internal="xcvr_tx_pll_reconfig.mgmt_avalon_slave"
|
||||
type="avalon"
|
||||
dir="end" />
|
||||
<module name="ad9680_adcfifo" kind="util_adcfifo" version="1.0" enabled="1">
|
||||
<parameter name="ADC_DATA_WIDTH" value="128" />
|
||||
<parameter name="DMA_ADDRESS_WIDTH" value="16" />
|
||||
|
|
@ -934,7 +955,7 @@
|
|||
<module name="xcvr_core" kind="altera_jesd204" version="15.1" enabled="1">
|
||||
<parameter name="ADJCNT" value="0" />
|
||||
<parameter name="ADJDIR" value="0" />
|
||||
<parameter name="AUTO_DEVICE" value="10AX115S2F45I2SG" />
|
||||
<parameter name="AUTO_DEVICE" value="10AX115S3F45E2SGE3" />
|
||||
<parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
|
||||
<parameter name="BID" value="0" />
|
||||
<parameter name="CF" value="0" />
|
||||
|
|
@ -983,13 +1004,13 @@
|
|||
<parameter name="bonded_mode" value="non_bonded" />
|
||||
<parameter name="lane_rate" value="10000.0" />
|
||||
<parameter name="part_trait_bd" value="NIGHTFURY5" />
|
||||
<parameter name="part_trait_dp" value="10AX115S2F45I2SG" />
|
||||
<parameter name="pll_reconfig_enable" value="false" />
|
||||
<parameter name="part_trait_dp" value="10AX115S3F45E2SGE3" />
|
||||
<parameter name="pll_reconfig_enable" value="true" />
|
||||
<parameter name="pll_type" value="CMU" />
|
||||
<parameter name="rcfg_jtag_enable" value="false" />
|
||||
<parameter name="sdc_constraint" value="1.0" />
|
||||
<parameter name="set_capability_reg_enable" value="false" />
|
||||
<parameter name="set_csr_soft_logic_enable" value="false" />
|
||||
<parameter name="set_capability_reg_enable" value="true" />
|
||||
<parameter name="set_csr_soft_logic_enable" value="true" />
|
||||
<parameter name="set_prbs_soft_logic_enable" value="false" />
|
||||
<parameter name="set_user_identifier" value="0" />
|
||||
<parameter name="wrapper_opt" value="base_phy" />
|
||||
|
|
@ -1003,19 +1024,19 @@
|
|||
<parameter name="PLLS" value="1" />
|
||||
<parameter name="REDUCED_SIM_TIME" value="1" />
|
||||
<parameter name="RX_ENABLE" value="1" />
|
||||
<parameter name="RX_PER_CHANNEL" value="1" />
|
||||
<parameter name="RX_PER_CHANNEL" value="0" />
|
||||
<parameter name="SYNCHRONIZE_PLL_RESET" value="0" />
|
||||
<parameter name="SYNCHRONIZE_RESET" value="1" />
|
||||
<parameter name="SYS_CLK_IN_MHZ" value="100" />
|
||||
<parameter name="TX_ENABLE" value="1" />
|
||||
<parameter name="TX_PER_CHANNEL" value="1" />
|
||||
<parameter name="TX_PER_CHANNEL" value="0" />
|
||||
<parameter name="TX_PLL_ENABLE" value="1" />
|
||||
<parameter name="T_PLL_LOCK_HYST" value="1000" />
|
||||
<parameter name="T_PLL_LOCK_HYST" value="0" />
|
||||
<parameter name="T_PLL_POWERDOWN" value="1000" />
|
||||
<parameter name="T_RX_ANALOGRESET" value="100000" />
|
||||
<parameter name="T_RX_DIGITALRESET" value="100000" />
|
||||
<parameter name="T_TX_ANALOGRESET" value="100000" />
|
||||
<parameter name="T_TX_DIGITALRESET" value="100000" />
|
||||
<parameter name="T_RX_ANALOGRESET" value="70000" />
|
||||
<parameter name="T_RX_DIGITALRESET" value="4000" />
|
||||
<parameter name="T_TX_ANALOGRESET" value="70000" />
|
||||
<parameter name="T_TX_DIGITALRESET" value="70000" />
|
||||
<parameter name="device_family" value="Arria 10" />
|
||||
<parameter name="gui_pll_cal_busy" value="1" />
|
||||
<parameter name="gui_rx_auto_reset" value="0" />
|
||||
|
|
@ -1199,7 +1220,7 @@
|
|||
<parameter name="gui_en_extclkout_ports" value="false" />
|
||||
<parameter name="gui_en_lvds_ports" value="Disabled" />
|
||||
<parameter name="gui_en_phout_ports" value="false" />
|
||||
<parameter name="gui_en_reconf" value="false" />
|
||||
<parameter name="gui_en_reconf" value="true" />
|
||||
<parameter name="gui_enable_cascade_in" value="false" />
|
||||
<parameter name="gui_enable_cascade_out" value="false" />
|
||||
<parameter name="gui_enable_mif_dps" value="false" />
|
||||
|
|
@ -1300,11 +1321,21 @@
|
|||
<parameter name="gui_use_NDFB_modes" value="false" />
|
||||
<parameter name="gui_use_locked" value="false" />
|
||||
<parameter name="gui_vco_frequency" value="600.0" />
|
||||
<parameter name="system_info_device_component" value="10AX115S2F45I2SG" />
|
||||
<parameter name="system_info_device_component" value="10AX115S3F45E2SGE3" />
|
||||
<parameter name="system_info_device_family" value="Arria 10" />
|
||||
<parameter name="system_info_device_speed_grade" value="2" />
|
||||
<parameter name="system_part_trait_speed_grade" value="2" />
|
||||
</module>
|
||||
<module
|
||||
name="xcvr_rx_pll_reconfig"
|
||||
kind="altera_pll_reconfig"
|
||||
version="15.1"
|
||||
enabled="1">
|
||||
<parameter name="ENABLE_BYTEENABLE" value="false" />
|
||||
<parameter name="ENABLE_MIF" value="false" />
|
||||
<parameter name="MIF_FILE_NAME" value="" />
|
||||
<parameter name="device_family" value="Arria 10" />
|
||||
</module>
|
||||
<module
|
||||
name="xcvr_rx_ref_clk"
|
||||
kind="altera_clock_bridge"
|
||||
|
|
@ -1316,29 +1347,42 @@
|
|||
</module>
|
||||
<module
|
||||
name="xcvr_tx_lane_pll"
|
||||
kind="altera_xcvr_cdr_pll_a10"
|
||||
kind="altera_xcvr_atx_pll_a10"
|
||||
version="15.1"
|
||||
enabled="1">
|
||||
<parameter name="base_device" value="NIGHTFURY5" />
|
||||
<parameter name="bw_sel" value="Medium" />
|
||||
<parameter name="cdr_pll_cgb_div" value="1" />
|
||||
<parameter name="cdr_pll_initial_settings" value="true" />
|
||||
<parameter name="cdr_pll_is_cascaded_pll" value="false" />
|
||||
<parameter name="cdr_pll_optimal" value="false" />
|
||||
<parameter name="device" value="10AX115S2F45I2SG" />
|
||||
<parameter name="bw_sel" value="medium" />
|
||||
<parameter name="device" value="10AX115S3F45E2SGE3" />
|
||||
<parameter name="device_family" value="Arria 10" />
|
||||
<parameter name="diag_loopback_enable" value="false" />
|
||||
<parameter name="enable_16G_path" value="0" />
|
||||
<parameter name="enable_8G_path" value="1" />
|
||||
<parameter name="enable_analog_resets" value="0" />
|
||||
<parameter name="enable_pll_reconfig" value="0" />
|
||||
<parameter name="enable_atx_to_fpll_cascade_out" value="0" />
|
||||
<parameter name="enable_bonding_clks" value="0" />
|
||||
<parameter name="enable_cascade_out" value="0" />
|
||||
<parameter name="enable_debug_ports_parameters" value="0" />
|
||||
<parameter name="enable_fb_comp_bonding" value="0" />
|
||||
<parameter name="enable_fractional" value="0" />
|
||||
<parameter name="enable_hfreq_clk" value="0" />
|
||||
<parameter name="enable_hip_cal_done_port" value="0" />
|
||||
<parameter name="enable_manual_configuration" value="1" />
|
||||
<parameter name="enable_mcgb" value="0" />
|
||||
<parameter name="enable_mcgb_pcie_clksw" value="0" />
|
||||
<parameter name="enable_pcie_clk" value="0" />
|
||||
<parameter name="enable_pld_atx_cal_busy_port" value="1" />
|
||||
<parameter name="enable_pld_mcgb_cal_busy_port" value="0" />
|
||||
<parameter name="enable_pll_reconfig" value="1" />
|
||||
<parameter name="generate_add_hdl_instance_example" value="0" />
|
||||
<parameter name="generate_docs" value="1" />
|
||||
<parameter name="gui_tx_pll_prot_mode" value="Basic" />
|
||||
<parameter name="manual_counters" value="" />
|
||||
<parameter name="mcgb_aux_clkin_cnt" value="0" />
|
||||
<parameter name="mcgb_div" value="1" />
|
||||
<parameter name="message_level" value="error" />
|
||||
<parameter name="output_clock_frequency" value="5000" />
|
||||
<parameter name="pma_width" value="64" />
|
||||
<parameter name="primary_pll_buffer">GX clock output buffer</parameter>
|
||||
<parameter name="prot_mode" value="Basic" />
|
||||
<parameter name="rcfg_debug" value="0" />
|
||||
<parameter name="rcfg_enable_avmm_busy_port" value="0" />
|
||||
<parameter name="rcfg_file_prefix">altera_xcvr_cdr_pll_a10</parameter>
|
||||
<parameter name="rcfg_file_prefix">altera_xcvr_atx_pll_a10</parameter>
|
||||
<parameter name="rcfg_h_file_enable" value="0" />
|
||||
<parameter name="rcfg_jtag_enable" value="0" />
|
||||
<parameter name="rcfg_mif_file_enable" value="0" />
|
||||
|
|
@ -1347,19 +1391,30 @@
|
|||
<parameter name="rcfg_param_vals2" value="" />
|
||||
<parameter name="rcfg_profile_cnt" value="2" />
|
||||
<parameter name="rcfg_profile_select" value="1" />
|
||||
<parameter name="rcfg_separate_avmm_busy" value="0" />
|
||||
<parameter name="rcfg_separate_avmm_busy" value="1" />
|
||||
<parameter name="rcfg_sv_file_enable" value="0" />
|
||||
<parameter name="rcfg_txt_file_enable" value="0" />
|
||||
<parameter name="refclk_cnt" value="1" />
|
||||
<parameter name="refclk_index" value="0" />
|
||||
<parameter name="refclk_select_mux_powerdown_mode" value="powerup" />
|
||||
<parameter name="reference_clock_frequency" value="500.0" />
|
||||
<parameter name="select_manual_config" value="false" />
|
||||
<parameter name="set_altera_xcvr_cdr_pll_a10_calibration_en" value="1" />
|
||||
<parameter name="set_capability_reg_enable" value="0" />
|
||||
<parameter name="set_csr_soft_logic_enable" value="0" />
|
||||
<parameter name="set_altera_xcvr_atx_pll_a10_calibration_en" value="1" />
|
||||
<parameter name="set_auto_reference_clock_frequency" value="500.0" />
|
||||
<parameter name="set_capability_reg_enable" value="1" />
|
||||
<parameter name="set_csr_soft_logic_enable" value="1" />
|
||||
<parameter name="set_fref_clock_frequency" value="156.25" />
|
||||
<parameter name="set_hip_cal_en" value="0" />
|
||||
<parameter name="set_k_counter" value="2000000000" />
|
||||
<parameter name="set_l_cascade_counter" value="15" />
|
||||
<parameter name="set_l_cascade_predivider" value="1" />
|
||||
<parameter name="set_l_counter" value="16" />
|
||||
<parameter name="set_m_counter" value="24" />
|
||||
<parameter name="set_manual_reference_clock_frequency" value="200.0" />
|
||||
<parameter name="set_output_clock_frequency" value="5000.0" />
|
||||
<parameter name="set_ref_clk_div" value="1" />
|
||||
<parameter name="set_user_identifier" value="0" />
|
||||
<parameter name="silicon_rev" value="false" />
|
||||
<parameter name="support_mode" value="user_mode" />
|
||||
<parameter name="test_mode" value="0" />
|
||||
</module>
|
||||
<module name="xcvr_tx_pll" kind="altera_iopll" version="15.1" enabled="1">
|
||||
<parameter name="gui_active_clk" value="false" />
|
||||
|
|
@ -1538,7 +1593,7 @@
|
|||
<parameter name="gui_en_extclkout_ports" value="false" />
|
||||
<parameter name="gui_en_lvds_ports" value="Disabled" />
|
||||
<parameter name="gui_en_phout_ports" value="false" />
|
||||
<parameter name="gui_en_reconf" value="false" />
|
||||
<parameter name="gui_en_reconf" value="true" />
|
||||
<parameter name="gui_enable_cascade_in" value="false" />
|
||||
<parameter name="gui_enable_cascade_out" value="false" />
|
||||
<parameter name="gui_enable_mif_dps" value="false" />
|
||||
|
|
@ -1639,11 +1694,21 @@
|
|||
<parameter name="gui_use_NDFB_modes" value="false" />
|
||||
<parameter name="gui_use_locked" value="false" />
|
||||
<parameter name="gui_vco_frequency" value="600.0" />
|
||||
<parameter name="system_info_device_component" value="10AX115S2F45I2SG" />
|
||||
<parameter name="system_info_device_component" value="10AX115S3F45E2SGE3" />
|
||||
<parameter name="system_info_device_family" value="Arria 10" />
|
||||
<parameter name="system_info_device_speed_grade" value="2" />
|
||||
<parameter name="system_part_trait_speed_grade" value="2" />
|
||||
</module>
|
||||
<module
|
||||
name="xcvr_tx_pll_reconfig"
|
||||
kind="altera_pll_reconfig"
|
||||
version="15.1"
|
||||
enabled="1">
|
||||
<parameter name="ENABLE_BYTEENABLE" value="false" />
|
||||
<parameter name="ENABLE_MIF" value="false" />
|
||||
<parameter name="MIF_FILE_NAME" value="" />
|
||||
<parameter name="device_family" value="Arria 10" />
|
||||
</module>
|
||||
<module
|
||||
name="xcvr_tx_ref_clk"
|
||||
kind="altera_clock_bridge"
|
||||
|
|
@ -1700,11 +1765,31 @@
|
|||
version="15.1"
|
||||
start="mem_clk.out_clk"
|
||||
end="axi_ad9144_dma.m_src_axi_clock" />
|
||||
<connection
|
||||
kind="clock"
|
||||
version="15.1"
|
||||
start="sys_clk.out_clk"
|
||||
end="xcvr_tx_pll_reconfig.mgmt_clk" />
|
||||
<connection
|
||||
kind="clock"
|
||||
version="15.1"
|
||||
start="sys_clk.out_clk"
|
||||
end="xcvr_rx_pll_reconfig.mgmt_clk" />
|
||||
<connection
|
||||
kind="clock"
|
||||
version="15.1"
|
||||
start="xcvr_tx_ref_clk.out_clk"
|
||||
end="xcvr_tx_lane_pll.pll_refclk0" />
|
||||
<connection
|
||||
kind="clock"
|
||||
version="15.1"
|
||||
start="sys_clk.out_clk"
|
||||
end="xcvr_core.reconfig_clk" />
|
||||
<connection
|
||||
kind="clock"
|
||||
version="15.1"
|
||||
start="sys_clk.out_clk"
|
||||
end="xcvr_tx_lane_pll.reconfig_clk0" />
|
||||
<connection
|
||||
kind="clock"
|
||||
version="15.1"
|
||||
|
|
@ -1993,17 +2078,6 @@
|
|||
<parameter name="startPortLSB" value="0" />
|
||||
<parameter name="width" value="0" />
|
||||
</connection>
|
||||
<connection
|
||||
kind="conduit"
|
||||
version="15.1"
|
||||
start="axi_jesd_xcvr.if_tx_ready"
|
||||
end="xcvr_rst_cntrl.tx_ready">
|
||||
<parameter name="endPort" value="" />
|
||||
<parameter name="endPortLSB" value="0" />
|
||||
<parameter name="startPort" value="" />
|
||||
<parameter name="startPortLSB" value="0" />
|
||||
<parameter name="width" value="0" />
|
||||
</connection>
|
||||
<connection
|
||||
kind="conduit"
|
||||
version="15.1"
|
||||
|
|
@ -2029,8 +2103,52 @@
|
|||
<connection
|
||||
kind="conduit"
|
||||
version="15.1"
|
||||
start="xcvr_tx_lane_pll.pll_powerdown"
|
||||
end="xcvr_rst_cntrl.pll_powerdown">
|
||||
start="xcvr_rst_cntrl.pll_powerdown"
|
||||
end="xcvr_tx_lane_pll.pll_powerdown">
|
||||
<parameter name="endPort" value="" />
|
||||
<parameter name="endPortLSB" value="0" />
|
||||
<parameter name="startPort" value="" />
|
||||
<parameter name="startPortLSB" value="0" />
|
||||
<parameter name="width" value="0" />
|
||||
</connection>
|
||||
<connection
|
||||
kind="conduit"
|
||||
version="15.1"
|
||||
start="xcvr_tx_pll_reconfig.reconfig_from_pll"
|
||||
end="xcvr_tx_pll.reconfig_from_pll">
|
||||
<parameter name="endPort" value="" />
|
||||
<parameter name="endPortLSB" value="0" />
|
||||
<parameter name="startPort" value="" />
|
||||
<parameter name="startPortLSB" value="0" />
|
||||
<parameter name="width" value="0" />
|
||||
</connection>
|
||||
<connection
|
||||
kind="conduit"
|
||||
version="15.1"
|
||||
start="xcvr_rx_pll.reconfig_from_pll"
|
||||
end="xcvr_rx_pll_reconfig.reconfig_from_pll">
|
||||
<parameter name="endPort" value="" />
|
||||
<parameter name="endPortLSB" value="0" />
|
||||
<parameter name="startPort" value="" />
|
||||
<parameter name="startPortLSB" value="0" />
|
||||
<parameter name="width" value="0" />
|
||||
</connection>
|
||||
<connection
|
||||
kind="conduit"
|
||||
version="15.1"
|
||||
start="xcvr_tx_pll.reconfig_to_pll"
|
||||
end="xcvr_tx_pll_reconfig.reconfig_to_pll">
|
||||
<parameter name="endPort" value="" />
|
||||
<parameter name="endPortLSB" value="0" />
|
||||
<parameter name="startPort" value="" />
|
||||
<parameter name="startPortLSB" value="0" />
|
||||
<parameter name="width" value="0" />
|
||||
</connection>
|
||||
<connection
|
||||
kind="conduit"
|
||||
version="15.1"
|
||||
start="xcvr_rx_pll_reconfig.reconfig_to_pll"
|
||||
end="xcvr_rx_pll.reconfig_to_pll">
|
||||
<parameter name="endPort" value="" />
|
||||
<parameter name="endPortLSB" value="0" />
|
||||
<parameter name="startPort" value="" />
|
||||
|
|
@ -2128,8 +2246,19 @@
|
|||
<connection
|
||||
kind="conduit"
|
||||
version="15.1"
|
||||
start="xcvr_rst_cntrl.tx_digitalreset"
|
||||
end="xcvr_core.tx_digitalreset">
|
||||
start="xcvr_core.tx_digitalreset"
|
||||
end="xcvr_rst_cntrl.tx_digitalreset">
|
||||
<parameter name="endPort" value="" />
|
||||
<parameter name="endPortLSB" value="0" />
|
||||
<parameter name="startPort" value="" />
|
||||
<parameter name="startPortLSB" value="0" />
|
||||
<parameter name="width" value="0" />
|
||||
</connection>
|
||||
<connection
|
||||
kind="conduit"
|
||||
version="15.1"
|
||||
start="xcvr_rst_cntrl.tx_ready"
|
||||
end="axi_jesd_xcvr.if_tx_ready">
|
||||
<parameter name="endPort" value="" />
|
||||
<parameter name="endPortLSB" value="0" />
|
||||
<parameter name="startPort" value="" />
|
||||
|
|
@ -2221,6 +2350,26 @@
|
|||
version="15.1"
|
||||
start="mem_rst.out_reset"
|
||||
end="axi_ad9144_dma.m_src_axi_reset" />
|
||||
<connection
|
||||
kind="reset"
|
||||
version="15.1"
|
||||
start="sys_rst.out_reset"
|
||||
end="xcvr_tx_pll_reconfig.mgmt_reset" />
|
||||
<connection
|
||||
kind="reset"
|
||||
version="15.1"
|
||||
start="sys_rst.out_reset"
|
||||
end="xcvr_rx_pll_reconfig.mgmt_reset" />
|
||||
<connection
|
||||
kind="reset"
|
||||
version="15.1"
|
||||
start="sys_rst.out_reset"
|
||||
end="xcvr_core.reconfig_reset" />
|
||||
<connection
|
||||
kind="reset"
|
||||
version="15.1"
|
||||
start="sys_rst.out_reset"
|
||||
end="xcvr_tx_lane_pll.reconfig_reset0" />
|
||||
<connection
|
||||
kind="reset"
|
||||
version="15.1"
|
||||
|
|
@ -2231,6 +2380,11 @@
|
|||
version="15.1"
|
||||
start="sys_rst.out_reset"
|
||||
end="xcvr_rx_pll.reset" />
|
||||
<connection
|
||||
kind="reset"
|
||||
version="15.1"
|
||||
start="sys_rst.out_reset"
|
||||
end="xcvr_rst_cntrl.reset" />
|
||||
<connection
|
||||
kind="reset"
|
||||
version="15.1"
|
||||
|
|
|
|||
Loading…
Reference in New Issue