zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

axi_jesd_xcvr: rx/tx only select

main
Rejeesh Kutty 2016-05-20 16:13:36 -04:00
parent f1a603a3b1
commit 3f00614bc7
1 changed files with 44 additions and 38 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

82
library/axi_jesd_xcvr/axi_jesd_xcvr_hw.tcl
View File

@ -88,49 +88,55 @@ add_interface_port s_axi s_axi_rready rready Input 1
ad_alt_intf reset rst output 1 s_axi_clock s_axi_reset
ad_alt_intf clock rx_clk input 1
ad_alt_intf reset-n rx_rstn output 1 if_rx_clk s_axi_reset
ad_alt_intf signal rx_ext_sysref_in input 1
ad_alt_intf signal rx_ext_sysref_out output 1
ad_alt_intf signal rx_sync output 1
ad_alt_intf signal rx_sof output RX_NUM_OF_LANES
ad_alt_intf signal rx_data output RX_NUM_OF_LANES*32 data
ad_alt_intf signal rx_ready input RX_NUM_OF_LANES rx_ready
ad_alt_intf signal rx_ip_sysref output 1 export
ad_alt_intf signal rx_ip_sync input 1 export
ad_alt_intf signal rx_ip_sof input 4 export
add_interface if_rx_ip_avl avalon_streaming sink
add_interface_port if_rx_ip_avl rx_ip_data data input RX_NUM_OF_LANES*32
add_interface_port if_rx_ip_avl rx_ip_valid valid input 1
add_interface_port if_rx_ip_avl rx_ip_ready ready output 1
ad_alt_intf clock tx_clk input 1
ad_alt_intf reset-n tx_rstn output 1 if_tx_clk s_axi_reset
ad_alt_intf signal tx_ext_sysref_in input 1
ad_alt_intf signal tx_ext_sysref_out output 1
ad_alt_intf signal tx_sync input 1
ad_alt_intf signal tx_data input TX_NUM_OF_LANES*32 data
ad_alt_intf signal tx_ready input TX_NUM_OF_LANES tx_ready
ad_alt_intf signal tx_ip_sysref output 1 export
ad_alt_intf signal tx_ip_sync output 1 export
add_interface if_tx_ip_avl avalon_streaming source
add_interface_port if_tx_ip_avl tx_ip_data data output TX_NUM_OF_LANES*32
add_interface_port if_tx_ip_avl tx_ip_valid valid output 1
add_interface_port if_tx_ip_avl tx_ip_ready ready input 1
proc p_axi_jesd_xcvr {} {
set p_num_of_rx_lanes [get_parameter_value "RX_NUM_OF_LANES"]
set p_num_of_tx_lanes [get_parameter_value "TX_NUM_OF_LANES"]
set_interface_property if_rx_ip_avl associatedClock if_rx_clk
set_interface_property if_rx_ip_avl associatedReset if_rx_rstn
set_interface_property if_rx_ip_avl dataBitsPerSymbol [expr ($p_num_of_rx_lanes*32)]
if {$p_num_of_rx_lanes > 0} {
ad_alt_intf clock rx_clk input 1
ad_alt_intf reset-n rx_rstn output 1 if_rx_clk s_axi_reset
ad_alt_intf signal rx_ext_sysref_in input 1
ad_alt_intf signal rx_ext_sysref_out output 1
ad_alt_intf signal rx_sync output 1
ad_alt_intf signal rx_sof output $p_num_of_rx_lanes
ad_alt_intf signal rx_data output $p_num_of_rx_lanes*32 data
ad_alt_intf signal rx_ready input $p_num_of_rx_lanes rx_ready
ad_alt_intf signal rx_ip_sysref output 1 export
ad_alt_intf signal rx_ip_sync input 1 export
ad_alt_intf signal rx_ip_sof input 4 export
add_interface if_rx_ip_avl avalon_streaming sink
add_interface_port if_rx_ip_avl rx_ip_data data input $p_num_of_rx_lanes*32
add_interface_port if_rx_ip_avl rx_ip_valid valid input 1
add_interface_port if_rx_ip_avl rx_ip_ready ready output 1
set_interface_property if_rx_ip_avl associatedClock if_rx_clk
set_interface_property if_rx_ip_avl associatedReset if_rx_rstn
set_interface_property if_rx_ip_avl dataBitsPerSymbol [expr ($p_num_of_rx_lanes*32)]
}
set_interface_property if_tx_ip_avl associatedClock if_tx_clk
set_interface_property if_tx_ip_avl associatedReset if_tx_rstn
set_interface_property if_tx_ip_avl dataBitsPerSymbol [expr ($p_num_of_tx_lanes*32)]
if {$p_num_of_tx_lanes > 0} {
ad_alt_intf clock tx_clk input 1
ad_alt_intf reset-n tx_rstn output 1 if_tx_clk s_axi_reset
ad_alt_intf signal tx_ext_sysref_in input 1
ad_alt_intf signal tx_ext_sysref_out output 1
ad_alt_intf signal tx_sync input 1
ad_alt_intf signal tx_data input $p_num_of_tx_lanes*32 data
ad_alt_intf signal tx_ready input $p_num_of_tx_lanes tx_ready
ad_alt_intf signal tx_ip_sysref output 1 export
ad_alt_intf signal tx_ip_sync output 1 export
add_interface if_tx_ip_avl avalon_streaming source
add_interface_port if_tx_ip_avl tx_ip_data data output $p_num_of_tx_lanes*32
add_interface_port if_tx_ip_avl tx_ip_valid valid output 1
add_interface_port if_tx_ip_avl tx_ip_ready ready input 1
set_interface_property if_tx_ip_avl associatedClock if_tx_clk
set_interface_property if_tx_ip_avl associatedReset if_tx_rstn
set_interface_property if_tx_ip_avl dataBitsPerSymbol [expr ($p_num_of_tx_lanes*32)]
}
}