zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

ad9213_dual_ebz: Fix constraints 

- added sysref constraint
- remove false path from the GPIO pins
main
Adrian Costina 2022-04-29 08:59:33 +01:00
parent ef377e58be
commit 496b4ec748
1 changed files with 2 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
projects/ad9213_dual_ebz/s10soc/system_constr.sdc
View File

@ -6,20 +6,6 @@ create_clock -period "3.2 ns" -name ref_b_clk0 [get_ports {rx_r
create_clock -period "3.2 ns" -name ref_b_clk1 [get_ports {rx_ref_b_clk1}] create_clock -period "3.2 ns" -name ref_b_clk1 [get_ports {rx_ref_b_clk1}]
create_clock -period "3.2 ns" -name device_clk [get_ports {rx_device_clk_0}] create_clock -period "3.2 ns" -name device_clk [get_ports {rx_device_clk_0}]
# Asynchronous GPIOs set_input_delay -clock {device_clk} 0.2 [get_ports {rx_sysref_a}]
foreach async_input {ad9213_a_gpio[*] ad9213_b_gpio[*]} {
set_false_path -to [get_ports $async_input]
}
foreach async_output {ad9213_a_rst ad9213_b_rst ad9213_a_gpio[*] ad9213_b_gpio[*]} {
set_false_path -to [get_ports $async_output]
}
derive_pll_clocks
derive_clock_uncertainty
# set_false_path -to [get_registers *sys_gpio_bd|readdata[12]*]
# set_false_path -to [get_registers *sys_gpio_bd|readdata[13]*]
#
set_false_path -from [get_registers *altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out*] set_false_path -from [get_registers *altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out*]