zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

avl_adxcvr- compile fixes

main
Rejeesh Kutty 2016-09-01 10:05:49 -04:00
parent 5544e3cf10
commit 4ae084ee32
1 changed files with 2 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
library/altera/avl_adxcvr/avl_adxcvr_hw.tcl
View File

@ -2,7 +2,7 @@
package require -exact qsys 14.0 package require -exact qsys 14.0
set_module_property NAME avl_adxcvr set_module_property NAME avl_adxcvr
set_module_property DESCRIPTION "Avalon Transceiver" set_module_property DESCRIPTION "Avalon ADXCVR Core"
set_module_property VERSION 1.0 set_module_property VERSION 1.0
set_module_property GROUP "Analog Devices" set_module_property GROUP "Analog Devices"
set_module_property DISPLAY_NAME avl_adxcvr set_module_property DISPLAY_NAME avl_adxcvr
@ -120,7 +120,7 @@ proc p_avl_adxcvr {} {
set_interface_property sys_resetn EXPORT_OF alt_sys_clk.clk_in_reset set_interface_property sys_resetn EXPORT_OF alt_sys_clk.clk_in_reset
add_instance alt_ref_clk altera_clock_bridge 16.0 add_instance alt_ref_clk altera_clock_bridge 16.0
set_instance_parameter_value alt_ref_clk {EXPLICIT_CLOCK_RATE} $m_refclk_frequency set_instance_parameter_value alt_ref_clk {EXPLICIT_CLOCK_RATE} [expr $m_refclk_frequency*1000000]
add_interface ref_clk clock sink add_interface ref_clk clock sink
set_interface_property ref_clk EXPORT_OF alt_ref_clk.in_clk set_interface_property ref_clk EXPORT_OF alt_ref_clk.in_clk
@ -225,8 +225,6 @@ proc p_avl_adxcvr {} {
set_interface_property sync EXPORT_OF alt_xcvr.sync_n set_interface_property sync EXPORT_OF alt_xcvr.sync_n
add_interface tx_data conduit end add_interface tx_data conduit end
set_interface_property tx_data EXPORT_OF alt_xcvr.tx_serial_data set_interface_property tx_data EXPORT_OF alt_xcvr.tx_serial_data
add_interface pll_locked conduit end
set_interface_property pll_locked EXPORT_OF alt_xcvr.pll_locked
for {set n 0} {$n < $m_num_of_lanes} {incr n} { for {set n 0} {$n < $m_num_of_lanes} {incr n} {
add_connection alt_lane_pll.tx_serial_clk alt_xcvr.tx_serial_clk0_ch${n} add_connection alt_lane_pll.tx_serial_clk alt_xcvr.tx_serial_clk0_ch${n}
} }