zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

axi_dac_interpolate: Register output mux signal 

The output data mux is used to bypass the filter when it is not used. Which
setting is used for the mux depends on the 3-bit filter_mask signal.
Registering the control logic into a single bit signal reduces the amount
of routing resources required. Since changing the filter_mask settings is
asynchronous to the processing anyway the extra clock cycle delay
introduced by this change does not affect behaviour.

Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
main
Lars-Peter Clausen 2017-04-10 10:59:32 +02:00
parent 834fcb7e27
commit 508a783f39
1 changed files with 14 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

27
library/axi_dac_interpolate/axi_dac_interpolate_filter.v
View File

@ -61,6 +61,8 @@ module axi_dac_interpolate_filter (
reg cic_change_rate; reg cic_change_rate;
reg [31:0] interpolation_counter; reg [31:0] interpolation_counter;
reg filter_enable = 1'b0;
wire dac_fir_valid; wire dac_fir_valid;
wire [35:0] dac_fir_data; wire [35:0] dac_fir_data;
@ -112,23 +114,22 @@ module axi_dac_interpolate_filter (
end end
end end
always @(*) begin always @(posedge dac_clk) begin
case (filter_mask) case (filter_mask)
3'h1: dac_int_data = dac_cic_data[31:16]; 3'b000: filter_enable <= 1'b0;
3'h2: dac_int_data = dac_cic_data[31:16]; default: filter_enable <= 1'b1;
3'h3: dac_int_data = dac_cic_data[31:16]; endcase
3'h6: dac_int_data = dac_cic_data[31:16]; end
3'h7: dac_int_data = dac_cic_data[31:16];
default: dac_int_data = dac_data; always @(*) begin
case (filter_enable)
1'b0: dac_int_data = dac_data;
default: dac_int_data = dac_cic_data[31:16];
endcase endcase
case (filter_mask) case (filter_mask)
3'h1: dac_filt_int_valid = dac_fir_valid; 1'b0: dac_filt_int_valid = dac_valid & !dma_transfer_suspend;
3'h2: dac_filt_int_valid = dac_fir_valid; default: dac_filt_int_valid = dac_fir_valid;
3'h3: dac_filt_int_valid = dac_fir_valid;
3'h6: dac_filt_int_valid = dac_fir_valid;
3'h7: dac_filt_int_valid = dac_fir_valid;
default: dac_filt_int_valid = dac_valid & !dma_transfer_suspend;
endcase endcase
case (filter_mask) case (filter_mask)